## Title

Design of Wideband Millimeter-Wave Beamformers and Transceivers in Advanced CMOS SOI Technology

Permalink
https://escholarship.org/uc/item/7xc0c9b7

## Author

Gao, Li

## Publication Date

2020
Peer reviewed|Thesis/dissertation

## UNIVERSITY OF CALIFORNIA SAN DIEGO

# Design of Wideband Millimeter-Wave Beamformers and Transceivers in Advanced CMOS SOI Technology 

A dissertation submitted in partial satisfaction of the requirements for the degree<br>Doctor of Philosophy<br>in<br>Electrical Engineering (Electronic Circuits and Systems)

by

Li Gao

Committee in charge:
Professor Gabriel Rebeiz, Chair
Professor Gert Cauwenberghs
Professor Drew Hall
Professor William Hodgkiss
Professor Patrick Mercier

## Copyright

Li Gao, 2020
All rights reserved.

The dissertation of Li Gao is approved, and it is acceptable in quality and form for publication on microfilm and electronically:
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
Chair

University of California San Diego

2020

DEDICATION

To my family

## EPIGRAPH

Man proposes, God disposes.

## TABLE OF CONTENTS

Signature Page ..... iii
Dedication ..... iv
Epigraph ..... v
Table of Contents ..... vi
List of Figures ..... ix
List of Tables ..... xiv
Acknowledgements ..... xv
Vita ..... xviii
Abstract of the Dissertation ..... xX
Chapter 1 Introduction ..... 1
1.1 Background ..... 1
1.2 Motivation ..... 3
1.3 Thesis Overview ..... 4
Chapter 2 A 22-44 GHz Phased-Array Receive Beamformer in 45-nm CMOS SOI for 5G Applications with 3-3.6 dB NF ..... 7
2.1 Introduction ..... 7
2.2 Block Design ..... 9
2.2.1 Wideband Input and Output Matching Network ..... 9
2.2.2 Wideband LNA ..... 12
2.2.3 Wideband VGA and Switched Attenuator ..... 14
2.2.4 Wideband Vector Modulator ..... 18
2.2.5 Entire $20-44 \mathrm{GHz}$ Beamforming Channel ..... 21
2.3 LNA, VM and VGA Block Measurement ..... 22
2.3.1 LNA ..... 22
2.3.2 VM ..... 24
2.3.3 VGA ..... 25
2.4 Beamformer Channel Measurements ..... 27
2.5 Conclusion ..... 29
2.6 Acknowledgment ..... 30
Chapter 3 A High Power 24-40 GHz Transmit-Receive Front-End For Phased-Arrays in $45-\mathrm{nm}$ CMOS SOI ..... 31
3.1 Introduction ..... 31
3.2 Design ..... 32
3.2.1 SPDT Switch ..... 32
3.2.2 LNA Design ..... 36
3.2.3 PA Design ..... 38
3.3 Measurements ..... 47
3.3.1 LNA ..... 47
3.3.2 SPDT ..... 49
3.3.3 Front-End Rx Mode ..... 51
3.3.4 Front-End Rx Mode ..... 51
3.4 Conclusion ..... 58
3.5 Acknowledgment ..... 58
Chapter 4 A 20-44 GHz Image Rejection Receiver with > 75 dB Image Rejection Ratio in 22-nm CMOS FD-SOI for 5G Applications ..... 59
4.1 Introduction ..... 59
4.2 Receiver Architecture ..... 61
4.2.1 Receiver Comparison ..... 61
4.2.2 Image Rejection Consideration ..... 64
4.2.3 LO Feedthrough Consideration ..... 64
4.3 Circuits Designs ..... 65
4.3.1 LNA Design ..... 65
4.3.2 Wideband RF Balun ..... 70
4.3.3 LO Chain and Mixer ..... 71
4.3.4 IF Amplifier ..... 74
4.4 Measurements ..... 75
4.4.1 LNA ..... 75
4.4.2 LNA Harmonics and Intermodulation Study ..... 78
4.4.3 SSB Receiver: Gain, NF, IP1dB and LO Feedthrough ..... 80
4.4.4 SSB Receiver: Complex Modulation ..... 84
4.5 Conclusion ..... 86
4.6 Acknowledgment ..... 87
Chapter 5 Design of 20-42 GHz IQ Receiver in 22-nm CMOS FD-SOI for 5G Appli- cations ..... 88
5.1 Introduction ..... 88
5.2 Design ..... 89
5.2.1 LNVGA ..... 90
5.2.2 LO Chain and Mixer ..... 93
5.2.3 LPF and IF Amplifier ..... 99
5.2.4 Entire Receiver ..... 102
5.3 Measurements ..... 102
5.4 Conclusion ..... 105
5.5 Acknowledgment ..... 106
Chapter 6 Design $E-/ W$-Band LNA in GF 22-nm CMOS FD-SOI and 45-nm CMOS SOI ..... 107
6.1 Introduction ..... 107
6.2 $\quad E-/ W$-Band LNA in GF 22-nm CMOS FD-SOI ..... 108
6.2.1 Technology and Transistor Characterization ..... 108
6.2.2 Circuit Design ..... 113
6.2.3 Circuit Implementation ..... 120
6.2.4 $E$-Band LNA Measurement ..... 124
6.2.5 $W$-Band LNA Measurement ..... 128
6.3 $W$-Band LNA in GF $45-\mathrm{nm}$ CMOS SOI ..... 130
6.3.1 Technology and Circuit Design ..... 130
6.3.2 Measurement Results ..... 132
6.4 Comparison ..... 134
6.5 Conclusion ..... 135
6.6 Acknowledgment ..... 135
Chapter 7 Designing Wideband Power Amplifiers in 45-nm CMOS SOI ..... 136
7.1 Introduction ..... 136
7.2 Distributed Amplifier Design ..... 137
7.2.1 Circuit Design ..... 137
7.2.2 Measurement ..... 140
7.3 Conclusion ..... 143
7.4 Acknowledgment ..... 144
Chapter 8 Conclusion and Future Work ..... 145
8.1 Conclusion ..... 145
8.2 Future Work ..... 147
Bibliography ..... 149

## LIST OF FIGURES

Figure 1.1: Block diagram of a beamformer phased array chip. ..... 3
Figure 2.1: Block diagram of a wideband $2 \times 2$ beamformer chip ..... 8
Figure 2.2: (a) Option 1 for a two-stage matching network; Equivalent circuit for (b) $f<$ $f_{2}$, (c) $f_{2}<f<f_{1}$, (d) $f>f_{1}$. ..... 10
Figure 2.3: (a) Option 2 for a two-stage matching network; (b) Equivalent circuit; (c) Simulated results for Option 1 and Option 2. ..... 11
Figure 2.4: (a) Schematic of the output matching network; (b) Revised version; (c) Simulated results. ..... 11
Figure 2.5: Schematic of the wideband single-end to differential LNA. ..... 12
Figure 2.6: Simulated LNA input impedance matching and noise matching at 33 GHz . ..... 13
Figure 2.7: Simulated voltage gain of each stage in the LNA. ..... 14
Figure 2.8: One-bit 4 dB attenuator (a) schematic; (b) attenuator off circuit; (c) attenuator on circuit. ..... 15
Figure 2.9: One-bit 4 dB attenuator simulated results. ..... 15
Figure 2.10: Schematic of the triple-stack wideband VGA core. ..... 16
Figure 2.11: Wideband VGA: (a) simulated differential load impedance; (b) simulated gain for different conditions. ..... 17
Figure 2.12: (a) Simulated VGA $S_{21}$; (b) Simulated VGA IP1dB versus gain state. ..... 18
Figure 2.13: (a) Block diagram of the vector modulator and ideal 5-bit response; (b) wideband quadrature all-pass filter and its (c) simulated amplitude and phase mismatch. ..... 19
Figure 2.14: Schematic of wideband VM using triple stack amplifier. ..... 20
Figure 2.15: Wideband beamformer channel: Gain, NF and linearity breakup ..... 21
Figure 2.16: Fabricated photograph of the one channel (Core size: $2.7 \times 0.7 \mathrm{~mm}^{2}$ ). ..... 21
Figure 2.17: Measured and simulated LNA: (a) S-parameters; (b) NF; (c) IP1dB. ..... 22
Figure 2.18: Measured VM performance (a) Phase state; (b) $\mathrm{S}_{21}$; (c) Phase and gain RMS error; (d) $\mathrm{S}_{11}$ and $\mathrm{S}_{22}$; (e) NF and IP1dB. ..... 24
Figure 2.19: Measured VGA performance (a) $\mathrm{S}_{21}$; (b) $\mathrm{S}_{11}$; (c) $\mathrm{S}_{22}$. ..... 26
Figure 2.20: Measured VGA at highest ( 10.5 dB ) and lowest ( -5.5 dB ) gain mode (a) NF; (b) IP1dB. ..... 26
Figure 2.21: Measured wideband beamforming channel (a) S-parameters at highest gain; (b) NF; (c) IP1dB and IIP3. ..... 28
Figure 2.22: Measured wideband channel performance (a) 5-bit phase control; (b) $\mathrm{S}_{21}$; (c) Phase and gain RMS error. ..... 29
Figure 3.1: A dual-band phased array beamformer channel. Several channels are com- bined together on a single chip to form a 4-16 channel chip. ..... 32Figure 3.2: (a) Cross section view of a two-stack transistor (a) using equipotential sub-strate assumption; (b) using RC modelled substrate; (c) Simulated $R_{\text {on }} C_{\text {off }}$for different stack numbers.Schematic of the output matching network.33
Figure 3.3: Schematic of the differential asymmetrical SPDT. ..... 34
Figure 3.4: (a) Tx mode equivalent circuit; (b) Simulated insertion loss and isolation versus transistor size at 40 GHz . ..... 35
Figure 3.5: Simulated waveform when P2 (differential) is excited with Pin=20 dBm (a) Voltage across each transistor for the T1 and T4 upper arms at 40 GHz ; (b) Current across T2 and T3 at 40 GHz . ..... 36
Figure 3.6: Schematic of two stage differential wideband LNA. ..... 37
Figure 3.7: (a) Simulated load impedance of stage 1 with next stage input impedance (marked as $Z_{\text {Load }}$ ), (b) Simulated voltage gain of each stage of complete circuit. (c) Simulated LNA versus resistive feedback. ..... 38
Figure 3.8: $\quad$ Schematic of the differential two-stage dual-band power amplifier. ..... 39
Figure 3.9: Simulated real part of the driver input impedance versus $L_{3}$; (b) 3-D layout of $L_{1}, L_{2}$, and $L_{3}$; (c) Simulated $\mathrm{S}_{11}$ ..... 40
Figure 3.10: (a) Inter-stage transformer matching; Simulated PAE contour and input impedance of the inter-stage matching, $Z_{\text {ISM }}$, at (b) 28 GHz ; (c) 39 GHz . ..... 42
Figure 3.11: (a) Structure of output matching network; (b) Three-stack switch in MN (all un-labelled resistors are $12 \mathrm{k} \Omega$ ); (c) Simulated switch impedance ( $Z_{\mathrm{AB}}$ ) versus voltage swing; (d) Simulated the voltage swing across the three switch transistor at 28 GHz when operating at P 1 dB . ..... 43
Figure 3.12: Simulated PAE contour and input impedance of the output matching network, $Z_{\mathrm{MN}}$, at (a) 28 GHz (switch ON);(b) 39 GHz (switch OFF). ..... 45
Figure 3.13: Simulated Psat and PAE at $24-40 \mathrm{GHz}$ for the 2-stage PA with the three-stack load-tuning switch in the ON (low-band) and OFF (high-band) position. ..... 46
Figure 3.14: Simulated waveform of the stacked amplifier at (a) 28 GHz at P 1 dB of 21.3 dBm (switch ON); (b) 39 GHz at 20 dBm (Switch OFF). ..... 46
Figure 3.15: Microphotograph of LNA test chip $\left(0.9 \times 0.75 \mathrm{~mm}^{2}\right)$. ..... 47
Figure 3.16: (a) Measured and simulated S-parameters of the LNA test cell; (b) Measured and simulated NF; (c) Measured IP1dB and IIP3. ..... 48
Figure 3.17: (a) Microphotograph of the fabricated single-end SPDT test chip ( $0.64 \times 0.52$ $\mathrm{mm}^{2}$ ); Measured SPDT S-parameters (b) Rx mode; (c) Tx mode; (d) Measured IP1dB in the Tx and Rx modes (single-ended).50
Figure 3.18: (a) Microphotograph of the fabricated front-end chip. Size: $2.1 \times 1 \mathrm{~mm}^{2}$. (b) Measured and simulated S-parameters of the front-end module in the Rx mode.52
Figure 3.19: (a) Measured and simulated S-parameters for low-band setting; (b) Measured Pout, PAE, Gain versus Pin at 28 GHz ; (c) Measured Pout and PAE versus frequency.53
Figure 3.20: (a) Measured and simulated S-parameters for high-band setting; (b) Measured Pout vs. Pin at 36 GHz ; (c) Measured highest possible Pout and corresponding PAE versus frequency; (d) Measured Pout and gain versus Pin at 38 GHz with $<0.5 \mathrm{~dB}$ compression up to 16 dBm .55
Figure 3.21: Measured output power at the P1dB level for a period of 10 hours. ..... 56
Figure 4.1: (a) Traditional low-IF single-sideband receiver, (b) output power contour vs Alternative single-sideband receiver with medium IF, (c)Proposed single- sideband receiver with high IF. ..... 61
Figure 4.2: Wideband single-sideband receiver with high IF and LO leakage cancellation circuit. ..... 62
Figure 4.3: (a) Frequency plan; (b) spectrum for $\mathrm{RF}=19.5-20.5 \mathrm{GHz}, \mathrm{LO}=4 \mathrm{GHz}$; (c) spectrum for $\mathrm{RF}=31.5-32.5 \mathrm{GHz}, \mathrm{LO}=15.5 \mathrm{GHz}$; (d) spectrum for $\mathrm{RF}=31.5-$ $32.5 \mathrm{GHz}, \mathrm{LO}=16.5 \mathrm{GHz}$; (e) spectrum for $\mathrm{RF}=43.5-44.5 \mathrm{GHz}, \mathrm{LO}=28$ GHz. ..... 63
Figure 4.4: Spectrum for $\mathrm{RF}=31-33 \mathrm{GHz}$ and $\mathrm{LO}=16 \mathrm{GHz}$. ..... 65
Figure 4.5: Three different layouts up to C5 for a $32 \mu \mathrm{~m}$ width transistor (a) Layout 1;
(b) Layout 2; (c) Layout 3 and (d) Simulated NFmin. ..... 66
Figure 4.6: (a) Filter/amp/filter distributed topology; ..... 67
Figure 4.7: (a) Simplified input matching versus $k$; (b) Simulated $S_{21}$ response with different filter order. ..... 69
Figure 4.8: (a)Simulated voltage gain of each stage and the overall gain; (b) Simulated power gain. ..... 70
Figure 4.9: (a) Structure of the wideband RF balun; (b) Simulated phase and amplitude difference; (c) Simulated DM and CM response. ..... 71
Figure 4.10: (a) Schematic of the wideband active balun at the LO port; (b) Schematic of the LO driver. ..... 72
Figure 4.11: (a) Schematic of the double balanced mixer; (b) Core layout; (c) Simulated CG/NF/IP1dB using the wideband LO driver. ..... 73
Figure 4.12: (a) Schematic of IF amplifier; (b) Simulated and measured S-parameters; (c) Simulated IP1dB and gain versus $V_{\mathrm{dd}}\left(V_{\mathrm{gs}}=0.3 \mathrm{~V}\right)$; (d) Simulated IP1dB and gain versus $V_{\mathrm{gs}}\left(V_{\mathrm{dd}}=1 \mathrm{~V}\right)$. ..... 74
Figure 4.13: Microphotograph of the $20-44 \mathrm{GHz}$ single-sideband receiver. $\left(1.8 \times 1 \mathrm{~mm}^{2}\right)$. ..... 75
Figure 4.14: (a) Measured and simulated S-parameters of the LNA; (b) Measured K factor. 76Figure 4.15: (a) Measured and simulated NF; (b) Measured input P1dB, in-band IIP3 andout-of-band IIP3.77
Figure 4.16: Measured LNA gain and NF versus DC power consumption. ..... 78
Figure 4.17: SSB receiver dc power breakdown. ..... 80
Figure 4.18: Measured (a) conversion gain and $\mathrm{S}_{11} / \mathrm{S}_{22}$ of the 20-44 GHz SSB receiver; (b) IRR and NF; (c) IP1dB and dynamic range. ..... 81
Figure 4.19: Measured (a) conversion gain and (b) IP1dB versus IF amplifier gate bias. ..... 82
Figure 4.20: Measured LO power at the IF port. ..... 83
Figure 4.21: Output spectrum for different cases: (a) $\mathrm{RF}=31-33 \mathrm{GHz}, \mathrm{LO}=16 \mathrm{GHz}$; (b) $\mathrm{RF}=31.9-32.1 \mathrm{GHz}, \mathrm{LO}=16 \mathrm{GHz}$; (c) $\mathrm{RF}=31.9-32.1 \mathrm{GHz}, \mathrm{LO}=16.5 \mathrm{GHz}$; (d) $\mathrm{RF}=31.9-32.1 \mathrm{GHz}, \mathrm{LO}=15.5 \mathrm{GHz}$. ..... 83
Figure 4.22: (a) EVM measurement setup. Measured $\mathrm{EVM}_{\mathrm{rms}}$ for different symbol rates, different modulation and 10 dB backoff from IP1dB at (b) 28 GHz ; (c) 39 GHz .84
Figure 5.1: Wideband IQ receiver topology. ..... 89
Figure 5.2: $\quad$ Schematic of proposed LNVGA. ..... 90
Figure 5.3: Simulated (a) stage 1 load impedance (marked as $Z_{\text {load1 }}$ ); (b) stage 2 load impedance (marked as $Z_{\text {load2 }}$ ). ..... 91
Figure 5.4: Simulated (a) $S_{21}$; (b) $S_{11}$ and $S_{22}$; (c) $N F$ versus gain tuning; (d) IP1dB versus gain tuning. ..... 92
Figure 5.5: Passive RF balun simulation results. ..... 93
Figure 5.6: (a)-(c) Type I-III inverter amplifier structure; (d) Simulated results of these three type amplifiers. ..... 94
Figure 5.7: (a) Schematic of the LO driver amplifier; (b) Simulated results of LO balun and driver amplifier together. ..... 95
Figure 5.8: (a) Schematic of traditional QAF; (b) Simulated amplitude and phase mis- match of the QAF for different cases; (c) Modified QAF; (d) Simulated amplitude and phase mismatch. ..... 97
Figure 5.9: (a) Schematic double balance IQ down conversion mixer; (b) Simulated CG versus $L_{2}$; (c) Simulated IP1dB versus $L_{2}$. ..... 98
Figure 5.10: (a) Schematic of lowpass filter and IF amplifier; (b) Simulated S-parameters; (c) Simulated gain and IP1dB versus $R_{\mathrm{f}}$. ..... 100
Figure 5.11: Simulated noise profile with $\mathrm{RF}=28 \mathrm{GHz}$. ..... 101
Figure 5.12: Microphotograph of the fabricated IQ receiver chip with core size of $1.8 \times 0.5$ $\mathrm{mm}^{2}$. ..... 101
Figure 5.13: Measured and simulated (a) conversion gain and input/output matching; (b) NF and IP1dB. ..... 103
Figure 5.14: Measured gain and phase error between $I$ and $Q$. ..... 103
Figure 5.15: Measured (a) CG; (b) NF; (c) IP1dB; (d) IIP3 versus gain tuning. ..... 104
Figure 5.16: Measured and simulated CG versus IF frequency. ..... 105
Figure 6.1: (a) 22-nm FD-SOI process stack; (b) Cross section of an n-channel MOSFET;(c) Transistor layout for $W=20 \mu \mathrm{~m}$.109
Figure 6.2: (a) 22-nm FD-SOI process stack; (c) Transistor layout for $W=20 \mu \mathrm{~m}$. ..... 110
Figure 6.3: A 50 pH transmission-line inductor build using (a) LB without metal fill; (b) LB with metal fill; (c) LB/QB/QA with metal fill; (d) Simulated $Q$ of a 50 pH inductor in 22 FDX for different metal-fill cases ..... 112
Figure 6.4: 3-D structure of (a) custom MOM capacitor; (b) PDK MOM capacitor; and (c) simulated capacitance and $Q$. ..... 113
Figure 6.5: (a) Cascode stage; (b) Simplified small signal model of cascode stage without series inductor $L_{r}$; (c) with series inductor $L_{r}$; (d) Simulated $\mathrm{NF}_{\text {min }}, \mathrm{Kf}$ and MAG/MSG at different $L_{\mathrm{r}}$ value. ..... 114
Figure 6.6: (a) Cascode stage with gate inductor at CG transistor; (b) Simplified smallsignal model; (c) Simulated $\mathrm{S}_{21}$ and Kf at different $L_{\mathrm{g} 2}$ value for a cascodestage.116
Figure 6.7: (a) Cascode stage with drain-gate transformer; (b) Simplified small- signal model; (c) Simulated $\mathrm{S}_{21}$ and Kf for different coupling coefficient value with $L_{\mathrm{g} 2}=30 \mathrm{pH}$ and $L_{\mathrm{d} 2}=70 \mathrm{pH}$; (d) Simulated $\mathrm{S}_{21}$ and Kf for different $L_{\mathrm{g} 2}$ value with a coupling efficient of 0.3. ..... 118
Figure 6.8: $\quad$ Schematic of the 3 -stage (a) $E$-band LNA; (b) $W$-band LNA. ..... 120
Figure 6.9: $\quad$ Simulated input matching for the $W$-band LNA (a) sweep $k$ with $L_{\mathrm{g} 1}=90 \mathrm{pH}$ and $L_{\mathrm{s} 1}=50 \mathrm{pH}$; (b) sweep $L_{\mathrm{g} 1}$ with $k=-0.5$ and $L_{\mathrm{s} 1}=50 \mathrm{pH}$. ..... 122
Figure 6.10: Simulated voltage gain of each stage and the whole gain (a) $E$-band; (b) $W$-band. ..... 123
Figure 6.11: (a) 3-D view of third-stage transformer of $E$-band LNA (metal fill is not shown); (b) Simulated inductance, quality factor and coupling coefficient. ..... 124
Figure 6.12: Simulated effect of first stage transformer to $S_{21}$ (a) $E$-band LNA with $L_{\mathrm{g} 2}=50$ pH ; (b) $W$-band LNA with $L_{\mathrm{d} 2}=50 \mathrm{pH}$. ..... 125
Figure 6.13: Microphotograph of the (a) $E$-band LNA with a chip size of $0.7 \times 0.5 \mathrm{~mm}^{2}$;
(b) $W$-band LNA with a chip size of $0.75 \times 0.58 \mathrm{~mm}^{2}$. ..... 126
Figure 6.14: Measured and simulated S-parameters of the $E$-band LNA with (a) 16 mW $\mathrm{P}_{\mathrm{dc}}$; (b) $9 \mathrm{~mW} \mathrm{P}_{\mathrm{dc}}$. ..... 127
Figure 6.15: Measured (a) Kf, (b) delta ( $\Delta$ ) for 16 mW and $9 \mathrm{~mW} \mathrm{P}_{\mathrm{dc}}$. ..... 127
Figure 6.16: (a) NF measurement set up; (b) Measured and simulated NF for $\mathrm{P}_{\mathrm{dc}}$ of 16 and 9 mW ; (c) Measured and simulated output power versus input power for $\mathrm{P}_{\mathrm{dc}}$ of 16 and 9 mW at 77 GHz . ..... 128
Figure 6.17: (a) Measured and simulated S-parameters; (b) Measured Kf and delta; (c) Measured and simulated NF; (d) Measured linearity at 94 GHz . ..... 129
Figure 6.18: (a) Cross section of GlobalFoundries 45 nm CMOS RFSOI metal back-end;
(b) Layout of a $W=20 \times 1 \mu \mathrm{~m}$ transistor up to LD and C 1 ; (c) Simulated $\mathrm{NF}_{\text {min }}$ (at 90 GHz ), $f_{\mathrm{t}}$, and $f_{\mathrm{ma}}$ ..... 131
Figure 6.19: Schematic of the $W$-band LNA. Inductor values are in pH . ..... 132
Figure 6.20: Photograph of the fabricated $W$-band LNA. ..... 132
Figure 6.21: (a) Measured and simulated S-parameters; (b) Measured linearity at 90 GHz ;
(c) Measured and simulated NF. ..... 133
Figure 7.1: Four-stack, four-stage distributed amplifier topology. ..... 138
Figure 7.2: (a) Structure of 330 pH inductor; (b) Simulated inductance and quality factor (Q). ..... 139
Figure 7.3: (a) Structure of stacked transistors (b) Simulated gate waveforms. ..... 140
Figure 7.4: Microphotograph of the distributed amplifier. ..... 140
Figure 7.5: Measured distributed amplifier: (a) S-parameters, (b) group delay and (c) OP1dB and Psat. ..... 141
Figure 7.6: Measured gain and output power versus input power. ..... 142
Figure 7.7: (a) EVM measurement setup. (b) Measured EVM versus modulation schemeand backoff $($ Carrier $=4.5 \mathrm{GHz}$, Bandwidth $=2-7 \mathrm{GHz}$, Symbol Rate=5Gbaud/s).143

## LIST OF TABLES

Table 2.1: LNA Component Values ..... 12
Table 2.2: Comparison with State-of-the-art Wideband LNA ..... 23
Table 2.3: Comparison with Previous Wideband VGA ..... 27
Table 2.4: Comparison with State-of-the-art Wideband Beamformer Receiver ..... 30
Table 3.1: LNA Component Values (H or F) ..... 37
Table 3.2: PA Component Values (H or F) ..... 39
Table 3.3: Comparison with State-of-the-art Wideband LNA ..... 49
Table 3.4: Comparison with Wideband SPDT(Single-Ended) ..... 51
Table 3.5: Comparison with Previous Millimeter-Wave 5G Front-Ends ..... 57
Table 4.1: LNA Component Values (H or F) ..... 68
Table 4.2: LNA Harmonic-Related IM3 ..... 78
Table 4.3: LNA IIP2 with Different Frequency Scenarios ..... 79
Table 4.4: Comparison with State-of-the-art Wideband LNA ..... 80
Table 4.5: Measured Constellation with 2 GHz Bandwidth of 10 dB Backoff ..... 85
Table 4.6: Comparison with Previous Wideband Receivers ..... 86
Table 5.1: LNVGA Component Values ..... 90
Table 5.2: Comparison with Previous Wideband IQ Receivers ..... 105
Table 6.1: $\quad$ Sheet Resistance and Routing Width for M1-C5 ..... 110
Table 6.2: Parameter Value for $E$-Band LNA (Unit: pH or fF ) ..... 121
Table 6.3: $\quad$ Parameter Value for $W$-Band LNA (Unit: pH or fF ) ..... 121
Table 6.4: Comparison with Previous State-of-the-Art LNAs ..... 134
Table 7.1: Comparison with Previous Distributed Amplifiers ..... 143

## ACKNOWLEDGEMENTS

First of all, I would like to express my sincerest and deepest gratitude to my supervisor Professor Gabriel M. Rebeiz for his guidance, support and encouragement. He provided me with the precious opportunity to do research in his group and let me enter the new RFIC world. Throughout the past five years, his consistent encouragement and heartfelt suggestions vitalized my persistence on the way of research. I am also thankful to Prof. Gabriel M. Rebeiz allowing me to attend conferences all over the country, expanding my knowledge of this profession and inspiring me to be exposed to many people from academia and industry and their technical experiences.

I also would like to thank my dissertation committee members, Prof. Drew Hall, Prof. Patric Mercier, Prof. Gert Cauwenberghs and Prof. William Hodgkissfor their time, interest, and valuable comments.

Besides, I must thank current TICS group members Qian Ma, Hyunchul Chung, Yaochen Wang, Abdurrahman Alijuhani, Omar Elaasar, Ahmed Nafe, Tom Phelps, Yusheng Yin, Siwei Li, Changtian Wang, Kevin Low, Zhe Zhang, Abdurrahman Alhamed and Sultan Alqarni for their technical interactions and friendship. I would also like to thank previous TICS group members, Mustafa Sayginer, Hasan Al-Rubaye, Kerim Kibaroglu, Eric Wagner, Umut Kodak, Bhaskar Rupakula and Mustafa Lokhandwala and for their help and support.

I also thank my friends in UCSD. I would not have been able to complete my studies without their encouragement, friendship, and support. My appreciation should go to Po-Han Wang, Haowei Jiang, Xiaoyang Wang, Da Ying, Xiahan Zhou, Jiannan Huang, Hui Wang, Lujiang Yan and Edwin Hsu, to name only a few.

I also would like to thank my supervisors when I was an intern in Mediatek San Jose. They provided an excellent platform for industry experience and guided me in product design. My appreciation should go to Dr. Osama Shanna, Mr. Eric Lu, Dr. Zhiming Deng and Dr. Kachun Kwok, to name only a few.

Most of all, I would like to express my sincere thanks to my family members: my parents, brother and sister for their unconditional love and support. My life and doctoral studies at UCSD would have not been ever started without their devotion.

Last and most important, I thank my beloved fiancee Qianfei Su. She accompanied me since I was an undergraduate student. Till now, it has passed ten years. During these ten years, she endured many hardships but she never gave up on me. She is the right person that I should spend all of my life to love.

The work in this dissertation was sponsored by Analog Devices, Samsung LSI, Lockheed Martin and DARPA. Also, Global Foundries provided nearly unlimited access to 45RFSOI and 22FDX which made this work possible. The material in this dissertation is based on the following papers which are either published, have been submitted for publication, or contains material that is currently being prepared for submission for publication.

Chapter 2, in full, has been accepted as it may appear in: L. Gao, and G. M. Rebeiz, "A 22-44 GHz phased-array receive beamformer in 45-nm CMOS SOI for 5G application with 3-3.6 dB NF," IEEE Trans. Microw. Theory Techn., Accepted, May 2020. The dissertation author was the primary investigator and first author.

Chapter 3, in full, has been accepted as it may appear in: M. Lokhandwala, L. Gao, and G. M. Rebeiz, "A high power $24-40 \mathrm{GHz}$ transmit-receive front-end for phased-arrays in $45-\mathrm{nm}$ CMOS SOI," IEEE Trans. Microw. Theory Techn., Accepted, Minor Revison, May 2020. The dissertation author was the second investigator and co-first author.

Chapter 4, in full, is a reprint of the material as it appears in: L. Gao, Q. Ma, and G. M. Rebeiz, "A 20-44 GHz image rejection receiver with $>75 \mathrm{~dB}$ image rejection ratio in 22-nm CMOS FD-SOI for 5G applications," IEEE Trans. Microw. Theory Techn., Accepted. Early Access, Mar. 2020. and L. Gao, and G. M. Rebeiz, "A 24-43 GHz LNA with 3.1-3.7 dB noise figure and embedded 3-pole elliptic high-pass responses for 5G applications in 22nm FDSOI," in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 239-242, Jun. 2019. The
dissertation author was the primary investigator and first author.
Chapter 5, in full, contains material that is currently being prepared for submission for publication as it may appear in: L. Gao and G. M. Rebeiz, "Design of 20-42 GHz IQ receiver in 22-nm CMOS SOI for 5G application," IEEE Trans. Microw. Theory Techn., in preparation (to be submitted June 2020). The dissertation author was the primary investigator and first author.

Chapter 6, in full, is a reprint of the material as it appears in: L. Gao, E. Wagner, and G. M. Rebeiz, "Design of E- and W-band low-noise amplifiers in 22-nm CMOS FD-SOI," IEEE Trans. Microw. Theory Techn., vol. 68, no. 1, pp. 132-143, Jan. 2020. and L. Gao, Q. Ma, and G. M. Rebeiz, "A 4.7 mW LNA with 4.2 dB NF and 12 dB gain using drain to gate feedback in 45nm CMOS RFSOI technology," in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 280-283, Jun. 2018. The dissertation author was the primary investigator and first author.

Chapter 7, in full, is a reprint of the material as it appears in: L. Gao, Q. Ma, and G. M. Rebeiz, "A 1-17 GHz stacked distributed power amplifier with $19-21 \mathrm{dBm}$ saturated output power in 45nm CMOS SOI technology," in IEEE International Microwave Symposium (IMS), pp. 454-456, Jun. 2018. The dissertation author was the primary investigator and the first author.
B. S. in Electrical Engineering (Information Engineering), South China University of Technology, China
M. S. in Electrical Engineering (Communication and Information Systems), South China University of Technology, China

Ph. D. in Electrical Engineering (Electronics Circuits and Systems), University of California San Diego, USA

## PUBLICATIONS

L. Gao, and G. M. Rebeiz, "A 22-44 GHz phased-array receive beamformer in $45-\mathrm{nm}$ CMOS SOI for 5G application with 3-3.6 dB NF," IEEE Trans. Microw. Theory Techn., Accepted, May 2020.
M. Lokhandwala, L. Gao, and G. M. Rebeiz, "A high power 24-40 GHz transmit-receive front-end for phased-arrays in 45-nm CMOS SOI," IEEE Trans. Microw. Theory Techn., Accepted, Minor Revision. May 2020.
L. Gao, Q. Ma, and G. M. Rebeiz, "A 20-44 GHz image rejection receiver with $>75 \mathrm{~dB}$ image rejection ratio in 22-nm CMOS FD-SOI for 5G applications," IEEE Trans. Microw. Theory Techn., Accepted. Early Access. Mar. 2020.
H. Jiang, P. -H. Wang, L. Gao, C. Pochet, G. M. Rebeiz, D. Hall, and P. P. Mercier, "A 22.3 nW $4.55 \mathrm{~cm}^{2}$ temperature-robust wake-up receiver achieving a sensitivity of -69.5 dBm at 9 GHz, ," IEEE J. Solid-State Circuits, vol. 55, no. 6, pp. 1530-1541, Jun. 2020.
L. Gao, E. Wagner, and G. M. Rebeiz, "Design of E- and W-band low-noise amplifiers in 22-nm CMOS FD-SOI," IEEE Trans. Microw. Theory Techn., vol. 68, no. 1, pp. 132-143, Jan. 2020.
L. Gao, T. -W. Lin, and G. M. Rebeiz, "Design of tunable multi-pole multi-zero bandpass filters and diplexer with high selectivity and isolation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 10, pp. 3831-3842, Oct. 2019.
L. Gao, and G. M. Rebeiz, "A 24-43 GHz LNA with 3.1-3.7 dB noise figure and embedded 3-pole elliptic high-pass responses for 5G applications in 22nm FDSOI," in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 239-242, Jun. 2019.
L. Gao, and G. M. Rebeiz, "A 0.97-1.53 GHz tunable four-pole bandpass filter with four transmission zeros," IEEE Microw. Wireless Compon. Lett., vol. 29, no. 3, pp. 195-197, Mar. 2019.
P.- H. Wang, H. Jiang, L. Gao, P. Sen, Y. -H. Kim, G. M. Rebeiz, P. P. Mercier, and D. Hall, "A $400 \mathrm{MHz} 4.5 \mathrm{nW}-63.8 \mathrm{dBm}$ sensitivity wake-up receiver employing an active pseudo-balun envelop detector," IEEE European Solid-State Circuit Conference (ESSCIRC), pp. 35-38, Sep. 2018.
P.- H. Wang, H. Jiang, L. Gao, P. Sen, Y. -H. Kim, G. M. Rebeiz, P. P. Mercier, and D. Hall, "A near-zero-power wake-up receiver achieving -69 dBm sensitivity," IEEE J. Solid-State Circuits, vol. 53, no. 6, pp. 1640-1652, Jun. 2018.
T. -W. Lin, L. Gao, and G. M. Rebeiz, " $400-560 \mathrm{MHz}$ tunable 2-pole RF MEMS bandpass filter with improved stopband rejection," in IEEE International Microwave Symposium (IMS), pp.510-513, Jun. 2018.
L. Gao, T. -W. Lin, and G. M. Rebeiz, "Tunable three-pole diplexer with high selectivity and isolation," in IEEE International Microwave Symposium (IMS), pp.1378-1380, Jun. 2018.
L. Gao, Q. Ma, and G. M. Rebeiz, "A 1-17 GHz stacked distributed power amplifier with 19-21 dBm saturated output power in 45 nm CMOS SOI technology," in IEEE International Microwave Symposium (IMS), pp. 454-456, Jun. 2018.
L. Gao, Q. Ma, and G. M. Rebeiz, "A 4.7 mW LNA with 4.2 dB NF and 12 dB gain using drain to gate feedback in 45 nm CMOS RFSOI technology," in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 280-283, Jun. 2018.
P.- H. Wang, H. Jiang, L. Gao, P. Sen, Y. -H. Kim, G. M. Rebeiz, P. P. Mercier, and D. Hall, "A 6.1 nW wake-up receiver achieving -80.5 dBm sensitivity via a passive pseudo-balun envelop detector," IEEE Solid-State Circuits Lett., vol. 1, no. 5, pp. 134-137, May 2018.
H. Jiang, P.- H. Wang, L. Gao, P. Sen, Y. -H. Kim, G. M. Rebeiz, D. Hall and P. P. Mercier, "A 4.5 nW wake-up radio with -69 dBm sensitivity," IEEE International Solid-State Circuits Conference (ISSCC), pp. 416-417, Feb. 2017.
L. Gao, and G. M. Rebeiz, "Design of 20-42 GHz IQ receiver in 22-nm CMOS FD-SOI for 5G application", IEEE Trans. Microw. Theory Tech., in preparation (to be submitted June 2020).

# ABSTRACT OF THE DISSERTATION 

# Design of Wideband Millimeter-Wave Beamformers and Transceivers in Advanced CMOS SOI Technology 

by<br>Li Gao<br>Doctor of Philosophy in Electrical Engineering (Electronic Circuits and Systems)<br>University of California San Diego, 2020<br>Professor Gabriel Rebeiz, Chair

With the development of wireless communications, high data rate is becoming essential since it not only augments the current wireless systems but also enables many emerging applications. In order to achieve multi-gigabit-per-second data rates, the fifth generation communication system $(5 \mathrm{G})$ is moving forward to the millimeter-wave band, such as $24-29 \mathrm{GHz}$ and $37-42$ GHz . Since the frequency is more than 10 times than the current communication protocols, the wavelength is 10 times smaller, which makes the transmission line effects more notable and increases the design complexity. Moreover, the path loss is much larger and therefore a higher output power or antenna EIRP (effective isotropic radiated power) is required to overcome this
loss. Previous millimeter-wave 5G research focused on narrow band, such as 28 GHz and 39 GHz . But if a single system can be wideband and include all of these bands, the simultaneous data rate can be increased and the system cost can be reduced. The research projects in this dissertation, in consequence, focus on different wideband RF ICs, and include power amplifiers (PA), low noise amplifiers (LNA), wideband phased-array receivers with high single-sideband rejection, wideband IQ receivers and wideband front-end circuits including phase-shifters and variable gain amplifiers. All of these circuits were done in advanced CMOS SOI technologies. The thesis concludes with a list of future work to be done in this area.

## Chapter 1

## Introduction

### 1.1 Background

Wireless communication system has been driving the connectivity speeds faster and faster. The global mobile data traffic continues to increase with a compound annual growth rate of $46 \%$. In order to fulfill the high data-rate requirements, the fifth-generation (5G) communication has been proposed and is becoming a popular topic in the past several years. With the carrier frequency moving to the millimeter-wave band, the available bandwidth is much larger than 4G communication systems. Based on Shannon theorem, the communication channel capacity is proportional to the bandwidth and inverse proportional to signal to noise ratio (SNR). With a wider bandwidth, a higher date rate can be achieved. Compared with 4G data rate of hundreds of Mbps, the 5G data-rate can goes up to ten of Gbps, which can not only support traditional communication protocols but also allow for emerging applications, such as remote high definition video conferencing, autonomous vehicles and virtual reality.

Despite of the high data-rate advantages, there are also some obstacles. The first one arises from the transistor technology. With the frequency moving to the millimeter-wave band, the maximum available gain from the transistor decreases drastically. Also the parasitic effects
become more and more notable, which makes RFIC design harder. Fortunately, with the continuous scaling of CMOS technology, the $f_{\mathrm{t}} / f_{\max }$ of the CMOS transistors have been driven to higher than 250 GHz , which makes the design of millimeter-wave circuits possible.

The second one is due to the frequency choice. The space path loss factor is proportional to frequency squared. For a 200 meter communication link, the signal attenuation is 86 dB for a 2.4 GHz signal while it is 107 dB for a 28 GHz signal. The exists of atmospheric absorption and mechanical resonance in gaseous molecules further attenuate the signal strength, and limits the wireless communication distance. Therefore, a high density of base stations is required and thus the total system cost is higher than previous 4 G communication networks. In order to deal with this issue, large phased-arrays are proposed. With a $\mathrm{N} \times \mathrm{N}$ element phased-array system, the effective isotropic radiated power (EIRP) increases by $20 \log (\mathrm{~N})$ when compared to a single-channel transmitter. Thus, the communication distance is increased. Also, due to the over-the-air power combining, a single channel does not need to provide a high output power, thus, mitigating thermal concerns and making possible the integration of Si-based power amplifiers (PAs).

The last one comes from the design experience. The wavelength at 30 GHz is 10 mm in the free space and it is even shorter when a substrate exists. Thus, the distributed effect is remarkable, and the designer needs to pay more attention. Moreover, the device model that is provided by the foundry may be inaccurate and results in non-optimal results at mm-wave frequencies. Furthermore, the 3-D electromagnetic simulation tools for passive and active devices must be carefully used to accurately mode the integrated circuit. All of the factors complicate the design and require a higher level of attention and expertise from the designer.

Still the demand for high-data rate communication systems is a strong driving factor of implementing fully integrated mm-wave circuits. Therefore, various research and development activities are in progress both in academia and industry at different frequency ranges in the mm-wave region.


Figure 1.1: Block diagram of a beamformer phased array chip.

### 1.2 Motivation

We have fortunately witnessed the rapid development of wireless communications. And the development of RFIC also evolved into unimaginable complexity and integration. From a technology aspect, CMOS has undoubtedly been one of the most promising technologies due to its performance, low cost and the potential compatibility with baseband circuits, which is the trend for system-on-chip (SOC) solutions. In terms of circuit design, the operating frequency is moving higher and higher, the output power is becoming larger, the noise figure (NF) is becoming lower while the dc power consumption is required to remain approximately the same.

In terms of 5G millimeter-wave IC design, the Federal Communication Commission (FCC) has issued multiple frequency bands for 5 G , such as $24-29 \mathrm{GHz}$ and $37-42 \mathrm{GHz}$. However, most of the previous research focused on 28 GHz design in the past several years. Fig. 1.1 shows a popular phase-array beamformer and transceiver topology, which is widely used in the published literature. Various topology and design techniques are applied to optimize the performance of each block, in the $24-29 \mathrm{GHz}$ band or in the $37-42 \mathrm{GHz}$ band. If one handset needs to be compatible with two mm-wave bands, two sets of phase-array transceivers are needed, which greatly increases the area and cost. Therefore, if one design can include both bands and operate over a very wide bandwidth while maintaining similar performance, then the area and cost can be greatly reduced. The aim of this thesis is to pave the way for the design wideband
beamformers and transceivers for 5G millimeter-wave communication circuits.

### 1.3 Thesis Overview

This thesis presents fully integrated mm-wave circuits for high performance transceiver circuits and systems in advanced CMOS SOI technology.

Chapter 2 presents a $22-44 \mathrm{GHz}$ phased-array beamformer in the GlobalFoundries (GF) 45-nm CMOS SOI. The channel includes a wideband single-ended to differential low-noise amplifier (LNA), a 5-bit vector modulator (VM) phase shifter with a measured rms error of $<6^{\circ}$, an attenuator and a variable gain amplifier (VGA) with 16 dB of gain control. The phased-array channel results in a peak gain of 26.3 dB and a $3-\mathrm{dB}$ bandwidth of $20.5-44 \mathrm{GHz}$. The measured NF is 3-3.6 dB at $22-44 \mathrm{GHz}$ with an IP1dB of -27.5 to -24.5 dBm , and a dc power consumption of 112 mW .

Chapter 3 presents a wideband millimeter-wave front end in 45 nm CMOS SOI for 5G applications. The front-end is composed of a low noise amplifier (LNA), power amplifier (PA) and a single-pole double-throw switch (SPDT). A double-tuned PA is used, and is based a two-stage stacked-amplifier with a reconfigurable load using SOI switches, so as to achieve an optimal load for both 5 G frequencies. A wideband series-shunt switch is also developed with high power handling ( $\mathrm{P} 1 \mathrm{~dB}>23 \mathrm{dBm}$ ), and $<1 \mathrm{~dB}$ insertion loss at $20-40 \mathrm{GHz}$. In the receive mode, the front-end has a measured peak gain of 19.3 dB with a $3-\mathrm{dB}$ bandwidth of $19.7-40 \mathrm{GHz}$, a noise figure $(\mathrm{NF})<4 \mathrm{~dB}$ at $18-40 \mathrm{GHz}$ and an IP1dB of -19 to -16 dBm . In the transmit mode, and for low-band operation, the peak gain is 17.6 dB with a $3-\mathrm{dB}$ bandwidth of 22.7-30.8 GHz. The Psat is $>18.8 \mathrm{dBm}$ and the peak PAE is $18 \%$ at $24-30 \mathrm{GHz}$, and include the switch loss and compression. For high-band operation, the gain at $36-40 \mathrm{GHz}$ is $13.6 \pm 1.5 \mathrm{~dB}$ with Psat $>18$ dBm . To the author's knowledge, this is the first front-end that covers both the $24-28 \mathrm{GHz}$ and 37-40 GHz 5G bands with high output power and low noise figure. Application areas are in
multi-standard base-stations and small-cells.
Chapter 4 presents presents a $20-44 \mathrm{GHz}$ image-rejection receiver in 22-nm CMOS FDSOI. The receiver includes a wideband LNA with a 3-pole high-pass rejection filter coupled to a double-balanced mixer with a wideband LO driver and an IF amplifier. At an intermediate frequency (IF) of 16 GHz , the image band at $\mathrm{DC}-12 \mathrm{GHz}$ is filtered by the LNA response and is greater than 75 dB over the entire $20-44 \mathrm{GHz}$ range. The receiver results in a gain of $24-28.5 \mathrm{~dB}$ and a NF of 3.3-5 dB at $20-44 \mathrm{GHz}$ and achieves a EVM of 3.6-3.7\% at the carrier frequency of 28 GHz and 39 GHz with 2 Gbaud symbol rate at 64QAM waveform.

Chapter 5 presents a $20-42 \mathrm{GHz}$ IQ receiver in $22-\mathrm{nm}$ CMOS FD-SOI. The receiver includes a wideband low noise variable gain amplifier (LNVGA), double-balance IQ mixers, a wideband IQ generation network and wideband LO driver, lowpass filters and IF amplifiers. The measured receiver has a peak conversion gain of 22.3 dB with 3-dB bandwidth of 19.8-42 GHz, which covers the whole 5G millimeter-wave band. The measured single sideband NF is 5.2-7 dB and IP1dB is -26 to -23 dBm . The conversion gain can be adjusted by 8 dB and the IP1dB is improved by 5 dB and NF just degrades by 1.2 dB . The gain mismatch between I and Q channel is smaller than 0.6 dB at 20 to 42 GHz . The phase mismatch is smaller than $5^{\circ}$ at $28-42 \mathrm{GHz}$.

Chapter 6 first presents $E$ - and $W$-band low noise amplifiers (LNA) in GlobalFoundries 22-nm CMOS FD-SOI (fully depleted silicon-on-insulator). Both amplifiers employ a three-stage cascode design with gain-boosting transformer loads. Design procedures are presented for Eand W-band LNAs for narrowband and wideband applications. The $E$-band LNA focuses on a high-gain, low-power implementation, and results in a gain and noise figure (NF) of 20 dB and 4.6 dB at 77 GHz with a $3-\mathrm{dB}$ bandwidth of 12 GHz , and an input P 1 dB of -27.4 dBm , for a power consumption of 9 mW . The $W$-band LNA focuses on wideband applications, and results in a peak gain of 18.2 dB with a $3-\mathrm{dB}$ bandwidth of 31 GHz , for a power consumption of 16 mW . The LNAs have a high figure-of-merit (FoM) and show very low power operation in the 70-100 GHz range. After the LNAs in GF 22-nm SOI, another $W$-band LNA with low power
consumption in GF 45-nm CMOS SOI is presented. The LNA has a measured gain is $>10 \mathrm{~dB}$ at $80-95 \mathrm{GHz}$ with a peak of 12 dB at 90 GHz . The measured noise figure (NF) is $<4.9 \mathrm{~dB}$ at $85-95$ GHz with minimum of 4.2 dB at 90 GHz . This is achieved with a total power consumption of 4.7 mW .

Chapter 7 presents a uniform distributed amplifier (DA) based on 45 nm CMOS SOI. Four stacked transistors are employed in a single arm to construct a four-stage DA. The wideband distributed amplifier results in a measured maximum gain of 17.1 dB with a 3-dB small-signal bandwidth of $1-17 \mathrm{GHz}$. The saturated output power is $19-21 \mathrm{dBm}$ at $1-17 \mathrm{GHz}$, with a peak power-added efficiency (PAE) is $12.2-19 \%$. The DA consumes 97 mA from a 4.4 V supply.

Chapter 8 summarizes this dissertation and discusses future works.

## Chapter 2

## A 22-44 GHz Phased-Array Receive

## Beamformer in 45-nm CMOS SOI for 5G

## Applications with 3-3.6 dB NF

### 2.1 Introduction

Millimeter-wave 5G phased-arrays is an active area of development and results in communication links with increased date-rate between the base-station and the user. Phased-arrays with high antenna gain and high effective isotropic radiated power (EIRP) are commonly used, both at the base-station and the customer premise equipment (CPE) cites to combat the high path loss at millimeter-waves and increased atmospheric attenuation. The $24-29 \mathrm{GHz}$ and $37-43 \mathrm{GHz}$ bands are now approved worldwide as the standard 5G communication bands, and several 5 G systems have been presented in the 28 GHz and 39 GHz bands [1-12].

Phased-array design is now based on the all-RF architecture at the antenna level, where gain and phase control on each channel is done in the RF domain (Fig. 2.1). In order to grow the array to a large number of antenna elements, the beamformer chips have an all-RF design


Figure 2.1: Block diagram of a wideband $2 \times 2$ beamformer chip.
(RF-in/RF-out, $2 \times 2$ quad-core, or 8 or 16 -elements on the same chip) and a millimeter-wave Wilkinson network is used on the printed-circuit board (PCB) to add the signals from the antennas. A single transceiver and a high- $Q$ filter are then placed at the sum point for up/down-conversion and to filter out the mixer harmonics (TX mode) and interferers (RX mode). In [1-12], various RF beamformers and phased-arrays have been demonstrated, but they are usually narrowband, centered either at 28 GHz or at 39 GHz .

In this chapter, a wideband phased-array beamformer receive channel is proposed and covers the entire 5 G millimeter-wave band (22-44 GHz) (Fig. 2.1). There are several challenges to wideband phased-arrays: 1) wideband antenna and array design, 2) wideband and efficient transmit channel with a low-loss $\mathrm{Tx} / \mathrm{Rx}$ switch, 3) wideband receive channel with low noise and high linearity, and 4) a wideband transceiver with filtering of spurious harmonics. The goal is to eliminate the need of building two phased-arrays, one at $24-29 \mathrm{GHz}$ and one at $37-42 \mathrm{GHz}$, which results in increased area and cost.

The phased-array receive channel results in a peak gain of 26.3 dB and a $3-\mathrm{dB}$ bandwidth of $20.5-44 \mathrm{GHz}$. The measured NF is $3-3.6 \mathrm{~dB}$ at $22-44 \mathrm{GHz}$ with an IP1dB of -27.5 to -24.5 dBm , and a dc power consumption of 112 mW . This is the first wideband phased-array beamformer which covers the entire millimeter-wave 5 G band.

### 2.2 Block Design

Fig. 2.1 presents the block diagram of a wideband $2 \times 2$ beamformer chip. This work focuses on the receive beamformer channel, and is well known, the wideband phase shifter and VGA can also be re-used in the transmit channel.

The GlobalFoundries $45-\mathrm{nm}$ RF-SOI process is used and provides 7 layers of copper and one aluminum top-layer [13]. In this technology, the SOI transistors are built in a buried oxide layer that isolates the active device from the $2.5 \mathrm{k} \Omega-\mathrm{cm}$ resistivity substrate. The high resistivity also results in an inductor $Q$ is at $20-25$ at 30 GHz , one of the highest in any process. A floatingbody transistor is used with a measured $f_{\mathrm{t}} / f_{\max }$ of $250 / 310 \mathrm{GHz}$, including all connections to the top metal, at a current density of $0.4-0.5 \mathrm{~mA} / \mu \mathrm{m}$ [14]. The current density (J) for lowest $\mathrm{NF}_{\min }$ is $0.1-0.2 \mathrm{~mA} / \mu \mathrm{m}$.

### 2.2.1 Wideband Input and Output Matching Network

A common-source amplifier is used at the wideband beamformer input for low-noise performance, and in order to realize wideband matching and avoid NF degradation, a two-pole matching is employed. The first solution is shown in Fig. 2.2a, where $R_{\mathrm{L}}=g_{\mathrm{m}} L_{\mathrm{s}} / C_{\mathrm{gs}}$ and $C_{2}$ is the series effect of $L_{\mathrm{s}}$ and $C_{\mathrm{gs}}$, and results in a shunt-series resonant matching network. For example, a transistor with $g_{\mathrm{m}}=40 \mathrm{~ms}, L_{\mathrm{s}}=70 \mathrm{pH}$ and $C_{\mathrm{gs}}=80 \mathrm{fF}$ results in $R_{\mathrm{L}}=35 \Omega$. Assuming that $k=0$ for simplified analysis, and $L_{1} / C_{1}$ and $L_{2} / C_{2}$ having resonant frequencies of $f_{1}$ and $f_{2}$, respectively (note that, in general, $f_{2}<f_{1}$ ). When $f<f_{2}$, the circuit is shown in Fig. 2.2 b where $L_{1} / C_{1}$ is now equivalent to $L_{\text {eq } 1}$ and $L_{2} / C_{2}$ is equivalent to $C_{\text {eq2 }}$, and this network can transform $R_{\mathrm{L}}(<50$ $\Omega$ ) to $R_{\mathrm{S}}(50 \Omega)$. When $f_{2}<f<f_{1}$, the circuit cannot transform $R_{\mathrm{L}}$ to $R_{\mathrm{s}}$ perfectly and results in degraded matching (Fig. 2.2c). When $f>f_{1}$, the circuit can transform $R_{\mathrm{L}}$ to $R_{\mathrm{S}}$ again (Fig. 2.2d). Therefore, this circuit realizes a wideband two-pole matching network, and solutions with $k_{0}$ can be used to tune the two inductor values.


Figure 2.2: (a) Option 1 for a two-stage matching network; Equivalent circuit for (b) $f<f_{2}$, (c) $f_{2}<f<$ $f_{1}$, (d) $f>f_{1}$.

An alternative matching network is to use a two-stage transformer network with $R_{\mathrm{eq}}=\left(Q^{2}+1\right) R_{\mathrm{L}}$, $C_{\text {eq }}=Q^{2} C_{2} /\left(Q^{2}+1\right)$ and $Q=1 / \omega C_{2} R_{\mathrm{L}}$, and where the first and second stages utilize parallel resonators (Fig. 2.3a-b). For one-pole matching, the lumped-element values are derived using:

$$
\begin{gather*}
L_{1} C_{1}=L_{2} C_{\mathrm{eq}}  \tag{2.1}\\
L_{1} R_{\mathrm{eq}}=L_{2} R_{\mathrm{s}}  \tag{2.2}\\
k_{0}=\frac{L_{1}}{L_{1}+R_{\mathrm{s}}^{2} C_{1}} \tag{2.3}
\end{gather*}
$$

When $k>k_{0}$, the two poles are split apart, and the network becomes a two-pole matching network. It is well known that for wideband performance one must choose a large $k$, but note that the matching at mid-frequencies (between the two poles) deteriorates when the two poles are split far apart. Therefore, in theory, the performance of this circuit is similar to Fig. 2.2, but in practice, there are practical issues which render the circuit in Fig. 2.3 to be less desirable. For example, due to circuit constraints, $R_{\mathrm{eq}} \gg R_{\mathrm{S}}$ and therefore $L_{1} \ll L_{2}$, making it hard to achieve a large transformer $k$. Also, for a given transformer, $k$ changes considerably versus frequency from 20 to 45 GHz (from lower to higher values), and which results in less effective matching.

Fig. 2.3c presents the simulated results of these two matching networks, with $C_{1}=94 \mathrm{fF}$, $L_{1}=233 \mathrm{pH}, L_{2}=195 \mathrm{pH}$ and $k=0$ for Option 1, and $C_{1}=132 \mathrm{fF}, L_{1}=156 \mathrm{pF}, L_{2}=350 \mathrm{pH}$ and $k=0.66$


Figure 2.3: (a) Option 2 for a two-stage matching network; (b) Equivalent circuit; (c) Simulated results for Option 1 and Option 2.


Figure 2.4: (a) Schematic of the output matching network; (b) Revised version; (c) Simulated results.
for Option 2. As shown above, both circuits realize similar performance. However, in Option 1, there is no limitation for $L_{1}$ and $L_{2}$, but in Option 2, $L_{2}$ is much larger than $L_{1}$ and $k$ is chosen to be relatively large. Therefore, in this paper, Option 1 is adopted for wideband LNA input matching.

For wideband output matching, a two-stage matching network is also desired, and is similar to the input matching network (Fig. 2.4a). A typical CMOS amplifier has an output impedance composed of an $R C$ parallel-load with $R_{\mathrm{S}} \gg 50 \Omega$, and therefore, a step-down impedance transformation is required. The same matching procedure can therefore be implemented, but since Rs»50 $\Omega$, a series inductor $L_{0}$ is inserted to reduce the real part (Fig. 2.4b). Fig. 2.4c presents the


Figure 2.5: Schematic of the wideband single-end to differential LNA.
Table 2.1: LNA Component Values

| $L_{1}$ | $L_{2}$ | $L_{3}$ | $L_{4}$ | $L_{5}$ | $L_{6}$ | $L_{7}$ | $L_{8}$ | $L_{9}$ | $L_{10}$ | $L_{11}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 p | 350 p | 70 p | 100 p | 400 p | 20 p | 200 p | 200 p | 110 p | 300 p | 100 p |
| $L_{12}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $k_{1}$ | $k_{2}$ | $V_{\mathrm{g} 1}$ | $V_{\mathrm{d} 1}$ | $V_{\mathrm{g} 3}$ | $V_{\mathrm{dd}}$ | $\mathrm{M} 1-6$ |
| 300 p | 75 f | 250 f | 88 f | -0.1 | 0.3 | 0.5 V | 0.5 V | 1 V | 1.5 V | $60 \mu \mathrm{~m}$ |

simulated results for $R_{\mathrm{s}}=200 \Omega, C_{1}=50 \mathrm{fF}$, and $L_{0}=145 \mathrm{pH}, L_{1}=320 \mathrm{pH}, L_{2}=355 \mathrm{pH}$ and $C_{2}=50 \mathrm{fF}$. It can be observed that a wideband two-pole matching network is realized.

### 2.2.2 Wideband LNA

The wideband LNA is based on a two-stage common-source amplifier followed by a cascode amplifier. The single-ended signal is converted to a differential signal at the output of second stage using a passive transformer, as shown in Fig. 2.5. If the first and second stages are differential, then the power consumption will double and the NF will increase due to the use of a wideband balun at the input port. This design results in the lowest noise figure while still maintaining acceptance common-mode rejection which can create oscillations when the chip is packaged (due to ground inductance). The transistor sizes are all $60 \mu \mathrm{~m}$ and the $\mathrm{NF}_{\text {min }}$ at 20-40


Figure 2.6: Simulated LNA input impedance matching and noise matching at 33 GHz .

GHz is $0.5-0.9 \mathrm{~dB}$ with a current density of $0.15-0.2 \mathrm{~mA} / \mu \mathrm{m}$.
The input matching is realized using Option 1, and Fig. 2.6 presents the details of noise matching and impedance matching procedures. A transistor size of $60 \mu \mathrm{~m}$ is chosen which results in $Z_{\text {in }}=18-\mathrm{j} 50 \Omega$ and $Z_{\text {opt }}=25+\mathrm{j} 67 \Omega$ at midband ( $f_{0}=33 \mathrm{GHz}$ ), where $Z_{\text {in }}$ is the gate input impedance and $Z_{\text {opt }}$ is the optimal impedance required for lowest noise. By adding a degeneration inductor $L_{3}, Z_{\mathrm{in}}$ and $Z_{\text {opt }}$ are changed to $49-\mathrm{j} 37 \Omega$ and $36+\mathrm{j} 62 \Omega$, respectively. Then, a series inductor at the gate, $L_{2}$, transforms $Z_{\text {in }}$ and $Z_{\text {opt }}$ to $56+\mathrm{j} 7 \Omega$ and $58+\mathrm{j} 12 \Omega$, respectively, and impedance and noise matching are realized simultaneously. At $22 \mathrm{GHz}, Z_{\text {in }}=38-\mathrm{j} 7.3 \Omega$ and $Z_{\text {opt }}=62-\mathrm{j} 19 \Omega$ which is a little far from each other and degrades the LNA NF by 0.4 dB . This is a limitation of the two-pole input impedance network, which fulfills simultaneous noise and input-impedance matching at a relatively narrow frequency range. In this design, the simultaneous noise and impedance matching is optimized at higher frequencies since the LNA has intrinsically higher NF than at lower frequencies.

The bandwidth extension utilizes different techniques for each stage (Fig. 2.7). For the first stage, an $L-C-L$ matching load is used, which peak 22 GHz and provides a wideband load impedance with the gain dropping slowly at $30-44 \mathrm{GHz}$. The second stage utilizes a single-todifferential balun, which behaves as a second-order filter, and provides two peaks at 30 and 51


Figure 2.7: Simulated voltage gain of each stage in the LNA.

GHz. The third stage utilizes a cascode amplifier for higher gain and a transformer feedback load which broadens the bandwidth with a peak at 43 GHz [15]. A two-stage matching network at the third-stage drain node also provides a wideband output matching. Note that since the first stage peaks at 22 GHz , the effect of the subsequent stages on the system NF at 22 GHz is suppressed, and this is why stage two and stage three can be tuned to higher frequencies.

The simulated LNA has a peak gain of 22.2 dB with a $3-\mathrm{dB}$ bandwidth of $20.5-49.7 \mathrm{GHz}$. Both $\mathrm{S}_{11}$ and $\mathrm{S}_{22}$ are $<-10 \mathrm{~dB}$ at $23-47 \mathrm{GHz}$. The simulated NF is $2.5-3.8 \mathrm{~dB}$ and the IP 1 dB is $-19 \pm 2 \mathrm{dBm}$ at $20-50 \mathrm{GHz}$. The dc power consumption is 24.5 mW .

### 2.2.3 Wideband VGA and Switched Attenuator

Gain control is achieved using a switched $4-\mathrm{dB}$ attenuator (for linearity) and a currentsteering VGA. The 4 dB attenuator is built using a switched-resistor cell (Fig. 2.8a). When $V_{\mathrm{c}}$ is high, the attenuator is off and the equivalent circuit is shown in Fig. 2.8b, where $C_{3}$ and $R_{4}$ are $C_{\text {off }}$ of transistor $W_{1}$ and $R_{\text {on }}$ of transistor $W_{2}$, respectively. When $V_{\mathrm{c}}$ is low, the attenuator is on and the equivalent circuit is shown in Fig. 2.8c, where $R_{3}$ and $C_{4}$ are $R_{\text {on }}$ of transistor $W_{1}$ and $C_{\text {off }}$ of transistor $W_{2}$, respectively. The $S_{21}$ of the on/off states can be derived as:


Figure 2.8: One-bit 4 dB attenuator (a) schematic; (b) attenuator off circuit; (c) attenuator on circuit.


Figure 2.9: One-bit 4 dB attenuator simulated results.

$$
\begin{gather*}
S_{21-\text { off }}=\left(1-S_{11-\text { off }}^{2}\right) \times \frac{1 / s C_{3}+R_{2} / 2}{R_{1}| | R_{4}+R_{\mathrm{L}}+1 / s C_{3}+R_{2} / 2} \times \frac{R_{\mathrm{L}}}{R_{1}| | R_{4}+R_{\mathrm{L}}}  \tag{2.4}\\
S_{21-\mathrm{on}}=\left(1-S_{11-\text { on }}^{2}\right) \times \frac{R_{3}+R_{2} / 2}{1 / s C_{4}| | R_{1}+R_{\mathrm{L}}+R_{3}+R_{2} / 2} \times \frac{R_{\mathrm{L}}}{R_{1}| | 1 / s C_{4}+R_{\mathrm{L}}} \tag{2.5}
\end{gather*}
$$

where $S_{11 \text {-off }}$ and $S_{11-\text { on }}$ are the $S_{11}$ for the off- and on-states. $S_{11}$ and $S_{22}$ are designed to be $<-15$ dB for minimal reflections in both states. Also, for the off-state, the insertion loss should be $<1$ dB at 33 GHz . Based on these requirements, the design parameters are chosen as follows: $W_{1}=15$ $\mu \mathrm{m}, W_{2}=40 \mu \mathrm{~m}, R_{1}=25 \Omega$ and $R_{2}=125 \Omega$. Note that the 45RFSOI process results in $R_{\text {on }} C_{\text {off }} \sim$


Figure 2.10: Schematic of the triple-stack wideband VGA core.

160-180 fs referenced to the top metal. The simulated attenuator is shown in Fig. 2.9 with $S_{21}=0.65$ (4.65) dB for the off- (on-) state with $S_{11}, S_{22}<-15 \mathrm{~dB}$. The phase change from the offto on-state at $20-44 \mathrm{GHz}$ is $1.8-3.8^{\circ}$.

The VGA employs a 3-stack amplifier design with source degeneration so as to create enough peaks and compensate for the pole roll-off at high frequencies (Fig. 2.10) [16]. The input matching is similar to the LNA, and this ensures easy connection to the LNA and the VM (vector modulator). There are three main poles in this stack, as seen on points A, B and C in Fig. 2.10. Pole C is compensated using a two-stage $L C$ network, and the circuit is the same as Fig. 2.5 which generates a wideband high inductive impedance. Fig. 2.11a presents the differential impedance looking out of the drain of the upper transistors and two peaks can be observed. Poles B and A are compensated using series inductors ( $L_{6}$ and $L_{4}$ ), which also resonate out the parasitic capacitance of 45 fF and boosts the gain. It also can be observed from Fig. 2.10, there are small gate inductors at M3 and M5, which help to boost the gain at high frequencies.


Figure 2.11: Wideband VGA: (a) simulated differential load impedance; (b) simulated gain for different conditions.

Fig. 2.11b presents the simulated gain response for different cases. When $L_{6}, L_{7}$ and $L_{10}$ are removed, the load becomes a simple $L C$ load and only one peak is observed. When $L_{7}$ and $L_{10}$ are added, the gain still has one peak but exhibits a flat response at $30-43 \mathrm{GHz}$. When $L_{6}$ is added, the gain role-off is compensated and the single-stage VGA exhibits a flat response at 21-43 GHz .

A wideband balun is used at the beamformer channel output (after the VGA), and converts the differential signal to a single-end signal. The 45RFSOI process provides three thick metals, e.g. LD, OB and OA. The balun primary coil and secondary coil are implemented on OA and OB, respectively. In order to balance the amplitude and phase response, series and parallel capacitors are added in the first and second stage, respectively. The simulated balun loss is 1-2.4 dB at $22-44$ GHz.

Fig. 2.12a presents the simulated VGA performance (with output balun). The simulated $\mathrm{S}_{21}$ has a peak gain of 11.7 dB with a $3-\mathrm{dB}$ bandwidth of $19-47 \mathrm{GHz}$ and a dc power consumption of 25 mW . The current steering gain tuning range is 12 dB with 0.8 dB steps. During gain tuning, the voltage of point D is nearly constant, the current source remains in saturation mode and does not limit the input linearity. The one-bit 4 dB attenuator provides another 4 dB tuning range with high linearity. $S_{11}$ is $<-10 \mathrm{~dB}$ at $23-58 \mathrm{GHz}$ and $\mathrm{S}_{22}$ is $<-9 \mathrm{~dB}$ at $20-50 \mathrm{GHz}$. The simulated NF is $3.2-5.3 \mathrm{~dB}$ at $20-45 \mathrm{GHz}$ for the highest gain state. The simulated phase variation


Figure 2.12: (a) Simulated VGA $S_{21}$; (b) Simulated VGA IP1dB versus gain state.
is $4-12^{\circ}$ at $20-44 \mathrm{GHz}$ with 16 dB gain tuning range. This can be improved in future designs using techniques described in [16]. Fig. 2.12b presents the simulated IP1dB versus gain state. The IP1dB is $-8 /-8.9 /-9.4 \mathrm{dBm}$ at $22 / 33 / 44 \mathrm{GHz}$ for the maximum gain state, and increases when gain is reduced.

### 2.2.4 Wideband Vector Modulator

Fig. 2.13a presents the wideband vector modulator. A differential input signal is fed into an I/Q generation network, and by controlling the two VGA amplitudes, different phase shifts are realized. The relative phase shift is expressed by $\tan ^{-1}(\mathrm{Q} / \mathrm{I})$, and a gain control of 14.96 dB in each VGA results in a phase shift of $11.25^{\circ}$.

Generating a wideband I/Q signal at $20-50 \mathrm{GHz}$ is not straightforward, and a wideband quadrature all-pass filter (QAF) network is used. This network has a better performance than the traditional 2-stage RC polyphase filter and is less susceptible to capacitance loading [17]. Also, it has much lower loss at the expense of using inductors and a larger size. Fig. 2.13b presents a modified QAF which includes three parts. The left side is a wideband matching network, the middle is a traditional QAF structure, and the right side is a compensation network used to reduce the phase and gain mismatch at $20-50 \mathrm{GHz}$. The input port is differential $100 \Omega$ and the output


Figure 2.13: (a) Block diagram of the vector modulator and ideal 5-bit response; (b) wideband quadrature all-pass filter and its (c) simulated amplitude and phase mismatch.
is connected to the VGA transistor gates, which have an equivalent capacitance of 75 fF each. Note that by adding a $20 \Omega$ series resistor in the QAF, the I/Q amplitude and phase sensitivity to the loading capacitance is reduced and the bandwidth can be extended [17]. Fig. 2.13c presents the simulated wideband QAF phase mismatch ( $<3^{\circ}$ ) and amplitude mismatch ( $<1 \mathrm{~dB}$ ) at 20-45 GHz.


Figure 2.14: Schematic of wideband VM using triple stack amplifier.

After the differential I/Q signals are generated, the signals are fed to two 3-stack VGAs (Fig. 2.14). The VGA structure is the same as previously discussed but each VGA has 5 bits of gain control to cover the desired phase resolution. Four switches are used at the bottom (S1 and S2 for I control, S3 and S4 for Q control) and select the phase-shift quadrant.

The simulated VM peak gain is 0 dB with a $3-\mathrm{dB}$ bandwidth of $19.5-47 \mathrm{GHz}$ and a dc power of 62 mW when the phase shift is $45^{\circ} . \mathrm{S}_{11}$ and $\mathrm{S}_{22}$ are $<-10 \mathrm{~dB}$ at $18-57 \mathrm{GHz}$ and 20.5-44 GHz , respectively. The simulated average NF is $14.3-15.5 \mathrm{~dB}$ with a variation less of $\pm 1 \mathrm{~dB}$ over all phase states, and the average IP1dB is -1.9 to 1.5 dBm with variation of $\pm 2 \mathrm{~dB}$ over all phase states at $20-45 \mathrm{GHz}$. A high IP1dB is desired as this phase shifter is placed after the LNA.


| Channel | LNA | VM | VGA |
| :---: | :---: | :---: | :---: |
| Gain: 31 dB | Gain: 21 dB | Gain: -1 dB | Gain: 11 dB |
| NF: 3.35 dB | NF: 2.8 dB | NF: 15 dB | NF: 4 dB |
| IP1dB: -31.2 dBm | IP1dB: -20 dBm | IP1dB: -1 dBm | IP1dB: -9 dBm |

Figure 2.15: Wideband beamformer channel: Gain, NF and linearity breakup.


Figure 2.16: Fabricated photograph of the one channel (Core size: $2.7 \times 0.7 \mathrm{~mm}^{2}$ ).

### 2.2.5 Entire 20-44 GHz Beamforming Channel

The LNA, VM, VGA are then combined to make a wideband $20-44 \mathrm{GHz}$ beamforming channel (Fig. 2.15). The calculated channel gain, NF and IP1dB are $31 \mathrm{~dB}, 3.35 \mathrm{~dB}$ and - 31.2 dBm , respectively, at midband ( 33 GHz ). The channel linearity is limited by the VGA OP1dB, and can be improved when the VGA gain is reduced. The channel consumes 112 mW and employs 3 different $V_{\mathrm{dd}}$ domains. The 0.5 V and 1.5 V supplies are used for the LNA due to the CS and cascode structures, and 2 V is used for the phase shifter and VGA due to the three-stack design. Since the LNA uses low current, one can employ an on-chip LDO (low dropout) regulator for the LNA block and the chip will then employ one power supply.


Figure 2.17: Measured and simulated LNA: (a) S-parameters; (b) NF; (c) IP1dB.

### 2.3 LNA, VM and VGA Block Measurement

Fig. 2.16 presents the beamformer channel with a size of $3 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ including pads. All measurements including NF and linearity were performed using on-chip probing with the Keysight N5247B network analyzer (PNA-X). For better characterization, each block is first measured and reported.

### 2.3.1 LNA

A wideband balun is added at the LNA output port for single-end measurements. Since the LNA has 20 dB gain, the output balun loss increases the NF by $<0.1 \mathrm{~dB}$.

Table 2.2: Comparison with State-of-the-art Wideband LNA

| Ref. | Tech. | BW <br> $(\mathrm{GHz})$ | Peak Gain <br> $(\mathrm{dB})$ | NF $(\mathrm{dB})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ | FoM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[19]$ | $0.25-\mu \mathrm{m}$ <br> SiGe | $25-34$ | 26.4 | $2.1-3.5$ | 134 | $1-7.1$ |
| $[20]$ | $65-\mathrm{nm}$ <br> CMOS | $15.8-$ <br> 30.3 | 10.2 | $3.3-5.7$ | 12.4 | $2.9-10.4$ |
| $[21]$ | $0.25-\mu \mathrm{m}$ <br> SiGe | $29-37$ | 28.5 | $3.1-4.1$ | 80 | $4.6-8.1$ |
| $[22]$ | $45-\mathrm{nm}$ <br> CMOS SOI | $24-44$ | 20 | $4.2-5.5$ | 58 | $2.6-6.5$ |
| $[18]$ | $22-\mathrm{nm}$ <br> CMOS SOI | $24-43$ | 23 | $3.1-3.7$ | 20.5 | $19.7-21.9$ |
| This <br> work | 45-nm <br> CMOS SOI | $17-48$ | 20.5 | $2-3.2$ | 25 | $20.9-26.3$ |

Fig. 2.17a presents the measured and simulated LNA S-parameters. The measured gain has a peak of 20.5 dB (output balun loss is de-embeded) with a $3-\mathrm{dB}$ bandwidth of $17-48 \mathrm{GHz}$. The measured $\mathrm{S}_{11}$ is $<-15 \mathrm{~dB}$ at $22.5-47.5 \mathrm{GHz}$. This near-perfect input matching makes it easy to integrate with a wideband $\mathrm{Tx} / \mathrm{Rx}$ switch. The measured $\mathrm{S}_{22}$ is degraded because the output balun is not perfectly matched. The measured $S_{12}$ is $<-40 \mathrm{~dB}$ and the K -factor is $>1$ (not shown).

Fig. 2.17 b presents the measured and simulated LNA NF, and is done using the PNA-X which calibrates up to the probe tips. The measured NF is 2-3.2 dB at 20-45 GHz. Fig. 4.17c presents the measured and simulated LNA IP1dB with good agreement. The input P1dB is -22.5 to -17.5 dBm .

Table 2.2 compares the LNA with the state of the art wideband LNAs. It is observed that this work demonstrates the lowest NF and widest bandwidth and power consumption. It should also be mentioned that the dc power is slightly higher than [18]. That is because this design has a differential output stage, which consumes more power. Overall, this single LNA achieves the best figure-of-merit (FoM) in the $20-45 \mathrm{GHz}$ range.


Figure 2.18: Measured VM performance (a) Phase state; (b) $S_{21}$; (c) Phase and gain RMS error; (d) $S_{11}$ and $\mathrm{S}_{22}$; (e) NF and IP1dB.

### 2.3.2 VM

For measurement purpose, wideband baluns are added at the input and output port of the VM test chip. The baluns add $\sim 2-3 \mathrm{~dB}$ loss for $\mathrm{S}_{21}$ (at middle band) and increase the NF by 1.5-2
dB (the input and output balun losses are not de-embedded).
Fig. 2.18a presents the measured VM phase response, and the 5-bit control realize $349^{\circ}$ of phase shift at $20-45 \mathrm{GHz}$ with no crossovers in the phase response. Fig. 2.18 b presents the measured gain at different phase state, with a $3-\mathrm{dB}$ bandwidth of $22-44 \mathrm{GHz}$ (limited by the input and output baluns). The measured RMS phase and gain errors are $<3^{\circ}$ and $<1.6 \mathrm{~dB}$, respectively, at $22-44 \mathrm{GHz}$. The input and output matching is also limited by the baluns, but the $S_{11}$ and $S_{22}$ are still better than -9 dB and -7 dB at $22-44 \mathrm{GHz}$ (Fig. 2.18d). Fig. 2.18e presents the measured NF and IP1dB when the phase shift is set to $45^{\circ}$. The NF is 14 to 17 dB and IP1dB is -4 to 1.5 dBm at $22-44 \mathrm{GHz}$. The dc power consumption is 62 mW .

### 2.3.3 VGA

A wideband input balun is added at the input of the VGA test block for single-ended measurements, but in this case, the balun loss is de-embedded to get the VGA gain (loss introduced by the mismatch is ignored). Fig. 2.19 presents the measured S-parameters of the VGA. The measured peak gain is 10.5 dB with a $3-\mathrm{dB}$ bandwidth of $18.7-44 \mathrm{GHz}$. The gain shape has a slight difference compared with simulations and is due to the de-embedding procedure which considered the balun loss and ignored the mismatch. When the attenuator is off, the gain tuning is $11.6 / 12.4 / 11.5 \mathrm{~dB}$ at $22 / 33 / 44 \mathrm{GHz}$, respectively. When the attenuator is on, an additional $\sim 4 \mathrm{~dB}$ of gain control is achieved. The measured $S_{11}$ is $<-10 \mathrm{~dB}$ at $22-50 \mathrm{GHz}$ and $\mathrm{S}_{22}<-8 \mathrm{~dB}$.

Fig. 2.20 presents the measured VGA NF and IP1dB. For the highest gain state, the NF is $2.4-5.7 \mathrm{~dB}$ and the IP 1 dB is -11 to -7.7 dBm at $20-44 \mathrm{GHz}$. Table 2.3 compares the wideband VGA with previous work. It is observed this work realizes wideband performance with lower power consumption and with high linearity.


Figure 2.19: Measured VGA performance (a) $\mathrm{S}_{21}$; (b) $\mathrm{S}_{11}$; (c) $\mathrm{S}_{22}$.


Figure 2.20: Measured VGA at highest ( 10.5 dB ) and lowest ( -5.5 dB ) gain mode (a) NF; (b) IP1dB.

Table 2.3: Comparison with Previous Wideband VGA

| Ref. | Tech. | BW <br> $(\mathrm{GHz})$ | Peak Gain <br> $(\mathrm{dB})$ | Tuning <br> Range $(\mathrm{dB})$ | Mini. NF <br> $(\mathrm{dB})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[23]$ | $40-\mathrm{nm}$ CMOS | $26-33$ | 27.1 | 9 | $3.3-4.3$ | 31.4 |
| $[16]$ | SiGe | $15.5-39$ | 17 | 23 | $3.6-9$ | 104 |
| $[24]$ | $0.12-\mu \mathrm{m}$ SiGe | $26-40$ | 20 | 11 | $3.3-5$ | 33 |
| $[25]$ | $65-\mathrm{nm}$ CMOS | $27-42$ | 9.6 | 7.8 | N.A | 15.6 |
| This <br> work | $45-\mathrm{nm}$ SOI | $18.7-44$ | 10.5 | 16 | $2.4-5.7$ | 25 |

### 2.4 Beamformer Channel Measurements

Fig. 2.21a presents the measured and simulated S-parameters of the Rx beamformer channel at the highest gain state. The total power consumption is 112 mW . The peak gain is 26.3 dB with a 3-dB bandwidth of 20.5-44 GHz. An $S_{11}<-10 \mathrm{~dB}$ at $22-50 \mathrm{GHz}$ and $\mathrm{S}_{22}<-9.5 \mathrm{~dB}$ at $24-49 \mathrm{GHz}$ is obtained. The measured $\mathrm{S}_{12}<-40 \mathrm{~dB}$ and the K -factor is $>1$ (not shown). The gain control is similar to the VGA and therefore is not shown here. At the highest gain state, the measured NF is 3-3.6 dB at $22-44 \mathrm{GHz}$. At the lowest gain state, the measured NF is $3.4-4.2 \mathrm{~dB}$ at $22-44 \mathrm{GHz}$ (Fig. 2.21b).

The measured IP1dB and IIP3 are shown in Fig. 2.21c, where the IIP3 is measured using a two-tone separation of 100 MHz . At the highest gain state, the IP1dB and IIP3 is -26.8 and -17.5 dBm at 35 GHz and the linearity is limited by the VGA. At the lowest gain state, the measured IP1dB and IIP3 improve to -24.4 and -19.5 dBm at 35 GHz and the linearity is limited by both the VGA and VM.

Fig. 2.22a-b presents the measured relative phase and gain response. The RMS phase and gain error is $<6^{\circ}$ and $<1.9 \mathrm{~dB}$, respectively, at $22-44 \mathrm{GHz}$ (Fig. 2.22c). The ripple in the phase state is due to a small ground inductance between the input and output ports (this can be eliminated in future designs).

Table 2.4 compares the $22-44 \mathrm{GHz}$ beamforming receive channel with start-of-art phased-


Figure 2.21: Measured wideband beamforming channel (a) S-parameters at highest gain; (b) NF; (c) IP1dB and IIP3.


Figure 2.22: Measured wideband channel performance (a) 5-bit phase control; (b) $\mathrm{S}_{21}$; (c) Phase and gain RMS error.
array receivers. It can be observed that this work achieves the widest bandwidth and lowest NF with comparable gain control and phase control resolution.

### 2.5 Conclusion

This chapter presented a wideband phased array receiver channel that covers the entire 22-44 GHz millimeter wave 5 G band in GF $45-\mathrm{nm}$ CMOS SOI. The receiver channel has realized a peak gain of 26.3 dB with 3 dB bandwidth of 20.5-44 GHz with NF of 3-3.6 dB. Input and output are well matched. The phase and gain rms error is is $<6^{\circ}$ and $<1.9 \mathrm{~dB}$. Both the single blocks

Table 2.4: Comparison with State-of-the-art Wideband Beamformer Receiver

| Ref. | Tech. | BW <br> $(\mathrm{GHz})$ | Gain <br> $(\mathrm{dB})$ | NF <br> $(\mathrm{dB})$ | Gain <br> Tuning <br> $(\mathrm{dB})$ | PS <br> Res. <br> $\left({ }^{\circ}\right)$ | Phase/Gain <br> RMS <br> Error <br> $(\% / \mathrm{dB})$ | IP1dB <br> $(\mathrm{dBm})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| This <br> work | $45-\mathrm{nm}$ <br> SOI | $22-44$ | 26.2 | $3-3.6$ | 16 | 11.25 | $6 / 1.9$ | -25.4 | 112 |
| $[1]$ | $28-\mathrm{nm}$ <br> CMOS | $24.2-$ <br> 31.7 | 16 | $3.2-$ <br> $4.4^{*}$ | 8 | 45 | N.A | N.A | 42 |
| $[2]$ | $0.18-\mu m$ <br> SiGe | $24.5-$ <br> 30.5 | 19 | $5.5^{*}$ | 26 | 5.6 | $4 / 0.6$ | -19 | 160 |
| $[3]$ | $45-\mathrm{nm}$ <br> SOI | $24-30$ | 16 | $3.7^{*}$ | 7.5 | 11.25 | $5.6 / 1$ | -15 | 54 |
| $[4]$ | $0.18-\mu m$ <br> SiGe | $27-33$ | 20 | $4.6^{*}$ | 14 | 5.6 | $6 / 0.8$ | -22 | 130 |
| $[8]$ | $0.13-\mu \mathrm{m}$ <br> SiGe | $34-39$ | -1 | $9^{*}$ | 8 | 11.25 | $12 / 0.9$ | -16 | 35.5 |
| $[9]$ | $65-\mathrm{nm}$ <br> CMOS | $36-40$ | 40 | $6-9$ | 20 | 22.5 | $5.5 / 2$ | -41 | 174 |
| $[12]$ | $28-\mathrm{nm}$ <br> CMOS | $37-40$ | 42 | $6-7.6^{*}$ | 27 | 11.25 | N.A/2 | -44 | 78.5 |

* including SPDT loss
and the channel achieve state-of-the-art performance. The wideband response, low NF, and high gain, wide gain tuning range and low phase RMS error makes it suitable for 5G millimeter-wave beamforming systems.


### 2.6 Acknowledgment

This work was supported by Analog Device Inc. (ADI), Samsung Electronics and Global Foundries.

Chapter 2 is in full, has been submitted for publication of the material as it may appear in: L. Gao, and G. M. Rebeiz, "A 22-44 GHz phased-array beamformer in 45-nm CMOS SOI for 5G applications with 3-3.6 dB NF", IEEE Trans. Microw. Theory Techn., Accepted, May 2020. The dissertation author was the primary investigator and author of this material.

## Chapter 3

## A High Power 24-40 GHz

## Transmit-Receive Front-End For

## Phased-Arrays in 45-nm CMOS SOI

### 3.1 Introduction

This chapter presents a dual-band front-end, which covers both the $24-28 \mathrm{GHz}$ and the 37-40 GHz band (Fig. 3.1). The front-end antenna ports are differential because most wideband antennas are of a differential nature (tapered slot antennas, tightly coupled-dipoles, wideband conical and bow tie antennas [26-28]). Also, all circuits are differential for stable and robust packaging. There are several innovations in the present work: First, the $20-40 \mathrm{GHz}$ LNA employs a combination of resistive feedback and multi-state matching and results in low NF and high figure of merit. Second, the asymmetrical wideband SPDT switch is co-designed with the PA and LNA, and is optimized for handling a high transmit power ( $>20 \mathrm{dBm}$ ) while at the same time achieving low-loss in the Rx path. The switch achieves state-of-the art insertion-loss both in the Tx and Rx paths, which is not typical at these frequencies as either the Tx or Rx path is generally


Figure 3.1: A dual-band phased array beamformer channel. Several channels are combined together on a single chip to form a 4-16 channel chip.
compromised. Third, in the Tx path, the PA is designed with a switched-load, therefore achieving an optimum load-line for the $24-28 \mathrm{GHz}$ band (low-band) and the $37-40 \mathrm{GHz}$ (high band). The front-end achieves high performance at $24-40 \mathrm{GHz}$, and design details and measurements are presented in this chapter.

### 3.2 Design

The PA/LNA/SPDT switch front-end is also based on the GlobalFoundries (GF) 45-nm RFSOI process, as described in chapter 2 . The substrate resistivity is $2.5 \mathrm{k} \Omega-\mathrm{cm}$, which increases the inductor $Q$ to $>20$ at 30 GHz , is beneficial for switch design, and results in increased isolation between different transistors.

### 3.2.1 SPDT Switch

There are three main design techniques for millimeter-wave SPDT switches. The first is transformer-based with a compact size and high out-of-band rejection due a second-order bandpass response [29]. However, it has a relatively high loss due to the inductor $Q$ and is not suitable for very wideband designs. The second is based on quarter-wavelength transmission-lines (TL), or equivalent $C$ - $L-C$ networks, to synthesize open circuits at the rejection ports [4]. In some


Figure 3.2: (a) Cross section view of a two-stack transistor (a) using equipotential substrate assumption; (b) using RC modelled substrate; (c) Simulated $R_{\text {on }} C_{\text {off }}$ for different stack numbers. Schematic of the output matching network.
cases, a switch is removed from the transmit side to improve the Tx path loss [1, 5, 30]. This is a narrowband design and cannot be used for wideband systems. Therefore, for a wideband design, the series-shunt switch topology is still one of the best choices [31-35], provided that it is used with a minimal number of passive components for reduced loss, and the transistors are sized appropriately.

In order to achieve high linearity, the switch employs stacked transistors to divide the voltage swing across multiple transistors [31-33]. For mm-wave designs, it is important to correctly account for the substrate effects between adjacent transistors in the stack. The parasitic extraction tool assumes that the substrate is an equipotential layer and shorts the substrate nodes in the stack (Fig. 3.2a). This may be acceptable for bulk CMOS processes but results in inaccurate values for the device capacitance in the SOI process, and can detune the matching networks.

A more accurate way to model the substrate coupling is to make use of a parallel RC network which correctly represents the substrate coupling between the diffusion regions of adjacent transistors, and then explicitly connect this RC model between the substrate nodes (Fig. 3.2b). Given the area occupied by the two devices on the substrate and the distance between them, the 45RFSOI PDK utilizes quasi-static capacitance calculation and substrate's dielectric


Figure 3.3: Schematic of the differential asymmetrical SPDT.
constant to estimate the values of $R_{\text {sub }}$ and $C_{\text {sub }}$. Fig. 3.2c presents the simulated figure of merit (FoM $=R_{\text {on }} C_{\text {off }}$ ) of $100 \mu \mathrm{~m}$ NMOS transistors with 1 to 4 stacks, where the transistor diffusion layers are separated by $5 \mu \mathrm{~m}$ (edge to edge). It can be observed that the equipotential substrate assumption significantly degrades the stack FoM and if overlooked, may lead to pessimistic simulation results.

Fig. 3.3 presents the differential asymmetrical SPDT switch used in this work. Note that 2-stacks are used for T 4 (due to the ground node in the middle) and T 1 to handle the voltage waveform resulting from a transmit power of 20 dBm . For T4, the transistor width is $100 \mu \mathrm{~m}$ with $R_{\text {on }}=3.25 \Omega$ and $C_{\text {off }}=34.4 \mathrm{fF}$ ( $\mathrm{FoM}=112 \mathrm{fs}$ referenced to the top metal layer). For T1, the transistor width is $150 \mu \mathrm{~m}$ with $R_{\mathrm{on}}=2.2 \Omega$ and $C_{\mathrm{off}}=51 \mathrm{fF}$. In the Tx mode, T4 and T1 stacks are biased at $V_{\mathrm{RX}}=-1 \mathrm{~V}$ for added voltage handling and are in the OFF state. $\mathrm{T} 2\left(30 \mu \mathrm{~m}, R_{\mathrm{on}}=\right.$ $10.3 \Omega)$ and T3 ( $90 \mu \mathrm{~m}, R_{\mathrm{on}}=3.61 \Omega$ ) transistor stacks are biased ON with low resistance and therefore, only 1 or 2-stack is needed for proper operation. A single transistor is used for T 3 for low insertion loss in the Tx path.


Figure 3.4: (a) Tx mode equivalent circuit; (b) Simulated insertion loss and isolation versus transistor size at 40 GHz .

To achieve wideband performance, the transistor off-state capacitance $C_{\text {off }}$ needs to be tuned using an $L_{\mathrm{S}}-C_{\text {off }}-L_{\mathrm{S}}$ network (Fig. 3.4a). Such a circuit can match a maximum capacitance $C_{\text {off-max }}=1 /\left(2 \pi f_{0} Z_{0}\right)$ at DC to $f_{0}$ using $L_{\mathrm{s}}=Z_{0} / 2 \pi f_{0}$, where $Z_{0}$ is the port impedance. For $f_{0}=40$ $\mathrm{GHz}, Z_{0}=50 \Omega, C_{\text {off-max }}=80 \mathrm{fF}$ and $L_{\mathrm{s}}=200 \mathrm{pH}$. In reality, $C_{\text {off }}$ is less than $C_{\text {off-max }}$ due to added capacitance from the planar inductors. The final design employs $L_{1}=L_{2}=L_{3}=140 \mathrm{pH}$, implemented on OA and OB layers with a $Q$ of 25 at 30 GHz .

A key point in the design is the width of T3. A large transistor results in low insertion loss in the Tx mode (T3 ON), but poor Tx-Rx isolation in the Rx mode (T3 OFF), and a small transistor results in the opposite trend. Fig. 3.4b presents the simulated $S_{12}$ and $S_{32}$ versus T3 size in the Tx mode. A width of $90 \mu \mathrm{~m}$ is chosen and results in 0.8 dB insertion loss and $>29 \mathrm{~dB}$ Tx-Rx isolation at 40 GHz .

When the SPDT is biased for the Tx mode, there is a large voltage swing across T4 and T1 at peak output power levels. T4 and T1 are in the OFF state and can be potentially turned on. Fig. 3.5 presents the simulated voltage and current across the switches when a 20 dBm (differential) power is applied at P2. It is observed both the voltage and current are perfectly sinusoidal showing no harmonic content, and the voltage swing across each transistor is $\pm 1 V_{\mathrm{pk}}$


Figure 3.5: Simulated waveform when P2 (differential) is excited with Pin=20 dBm (a) Voltage across each transistor for the T1 and T4 upper arms at 40 GHz ; (b) Current across T 2 and T 3 at 40 GHz .
and therefore, the transistor does not turn on with a gate bias of -1 V . The current in T3 peaks a 41 mA while the current in T 2 peaks at 12 mA due to the isolation of T 1 .

The simulated SPDT results in $\mathrm{S}_{11}<-10 \mathrm{~dB}$ up to 45 GHz in both the $T \mathrm{x}$ and Rx modes, with an insertion loss of $0.63-1.09 \mathrm{~dB}$ in the Rx mode, and $0.5-0.77 \mathrm{~dB}$ in the Tx mode at 20-40 GHz. The simulated IP1dB for the Tx mode is $>26 \mathrm{dBm}$ up to 40 GHz . When the input is 20 dBm , the gain compression is only $0.3-0.4 \mathrm{~dB}$. The Rx mode IP 1 dB is 17 dBm , which is much higher than LNA IP1dB and does not limit the Rx linearity.

### 3.2.2 LNA Design

The wideband differential LNA is realized using a two-stage cascode amplifier (Fig. 3.6). The transistor is chosen with $\mathrm{W}=60 \mu \mathrm{~m}$ to result in the real part of the optimal source impedance close to $50 \Omega$ at 32 GHz (mid-band). Layout is done using 60 fingers each $1 \mu \mathrm{~m}$ wide, and with double gate connection for reduced gate resistance. The amplifier is biased at a current density is $0.15 \mathrm{~mA} / \mu \mathrm{m}$, which is ideal for low noise and high gain ( $0.1-0.2 \mathrm{~mA} / \mu \mathrm{m}$ ), resulting in a dc power consumption of 36 mW .

The first stage is designed with resistive feedback for wideband performance, and a multi-section inter-stage matching network consisting of $L_{4}, L_{5}, R_{2}, C_{2}$ and $L_{6}$ is used to match


Figure 3.6: Schematic of two stage differential wideband LNA.
Table 3.1: LNA Component Values (H or F)

| $L_{1}$ | $L_{2}$ | $L_{3}$ | $L_{4}$ | $L_{5}$ | $L_{6}$ | $L_{7}$ | $L_{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 p | 120 p | 70 p | 400 p | 250 p | 200 p | 200 p | 100 p |
| $L_{9}$ | $L_{10}$ | $L_{11}$ | $L_{12}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $R_{1}$ |
| 380 p | 350 p | 400 p | 400 p | 315 f | 190 f | 77 f | 1 k |

the relatively high output impedance to the second stage. Again, all inductors have a $Q>20$ at 32 GHz. Fig. 3.7a presents an analysis of the wideband load impedance of first stage. It is observed that the imaginary part is wideband and inductive, and resonates with the output capacitance of of the cascode trransistor in the first stage to provide a wideband gain response. A similar load network is used at the second stage. The simulated voltage gain of each stage is shown in Fig. 3.7b. The first stage has two peaks at 25 GHz and 46 GHz and maintains $>9 \mathrm{~dB}$ gain at 20-40 GHz. This suppresses the noise of the second stage and maintains a low NF over the entire band. Due to a similar load matching network, the second stage also exhibits a wideband response.

A wideband input matching is realized using source-inductor degeneration and low-level resistive feedback ( $R_{1}=1 \mathrm{k} \Omega$ ). Fig. 3.7c presents amplifier simulations with and without the feedback resistor. The resistive feedback flattens the gain and improves the input match from -7


Figure 3.7: (a) Simulated load impedance of stage 1 with next stage input impedance (marked as $Z_{\text {Load }}$ ), (b) Simulated voltage gain of each stage of complete circuit. (c) Simulated LNA versus resistive feedback.
dB to -13 dB over the band, at an average increase of 0.2 dB in the NF at $20-45 \mathrm{GHz}$.
The common-mode rejection is realized by adding tail inductors ( $L_{12}$ and $L_{13}$ ), which improve the common-mode rejection by 18 dB without affecting the differential mode. The final important parameter values are listed in Table 3.1. The simulated LNA peak gain is 22.2 dB with a $3-\mathrm{dB}$ bandwidth of $21-46 \mathrm{GHz}$ and a NF less than 3.5 dB at $20-44 \mathrm{GHz}$.

### 3.2.3 PA Design

The dual-band differential PA consists of a two-stack driver amplifier and three-stack main amplifier, coupled together using a transformer-based inter-stage matching network as shown in


Figure 3.8: Schematic of the differential two-stage dual-band power amplifier.
Table 3.2: PA Component Values ( H or F )

| $L_{1}$ | $L_{2}$ | $L_{3}$ | $L_{4}$ | $L_{5}$ | $L_{6}$ | $L_{7}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $C_{4}$ | $C_{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 77 p | 100 p | 20 p | 30 p | 30 p | 115 p | 80 p | 70 f | 166 f | 45 f | 166 f | 53 f |

Fig. 3.8. Each transistor in the driver as well as the main amplifier has a width of $\mathrm{W}=252 \mu \mathrm{~m}$.
The driver amplifier needs to provide wideband (or dual-band) input matching to $100 \Omega$, and inductive degeneration, $L_{3}$, is used to increase the real part of the transistor input impedance, as shown in Fig. 3.9a. A larger degeneration inductor results in a higher real impedance, however, this also results in a lower amplifier gain. Therefore, $L_{3}=20 \mathrm{pH}$ is chosen and provides a real part of 10-16 $\Omega$ at 26-45 GHz. To create dual-band matching, a weakly-coupled transformer is also used which generates two distinct poles. The coupled inductors are implemented in the OA and OB layers, as shown in Fig. 3.9b. $L_{1}$ and $L_{2}$ are 77 pH and 100 pH with $Q$ of 23 and 28 at 30 GHz , respectively. The coupling factor is designed to be 0.17 in order to achieve a double-tuned response, and $k$ is used to tune the pole separation. The simulated $\mathrm{S}_{11}$ is $<-10 \mathrm{~dB}$ at $26-44 \mathrm{GHz}$, with two distinct poles at 28 GHz and 41 GHz (Fig. 3.9c).

Load-pull simulations are then performed for the driver amplifier in order to optimize


Figure 3.9: Simulated real part of the driver input impedance versus $L_{3}$; (b) 3-D layout of $L_{1}, L_{2}$, and $L_{3}$; (c) Simulated $\mathrm{S}_{11}$.
its efficiency and output power. The inter-stage matching is also designed using a double-tuned transformer to match the main amplifier's input impedance to the desired load-pull impedance (Fig. 3.10a). This matching network has a high- $Q$ as the input impedance of the main amplifier is nearly purely capacitive and inductive de-generation is not used in the main amplifier. Therefore, to extend the inter-stage matching bandwidth, a large $k$ is used in the transformer design, and this result in a matching ripple versus frequency. However, the 5 G millimeter-wave bands are around 28 and 39 GHz and attention is paid to these two bands for interstage matching.

The double-tuned poles are derived as [36]

$$
\begin{array}{r}
\omega_{\mathrm{L}, \mathrm{H}}=\omega_{0} \sqrt{1-\frac{1}{2 Q^{2}} \pm \sqrt{\left(1-\frac{1}{2 Q^{2}}\right)^{2}-\left(1-k^{2}\right)}} \\
Q=R_{\mathrm{S}} C_{\mathrm{P}} \omega_{0}=R_{\mathrm{L}} C_{\mathrm{S}} \omega_{0} \\
\omega_{0}=\frac{1}{\sqrt{L_{\mathrm{P}} C_{\mathrm{P}}\left(1-k^{2}\right)}}=\frac{1}{\sqrt{L_{\mathrm{S}} C_{\mathrm{S}}\left(1-k^{2}\right)}} \tag{3.3}
\end{array}
$$

where $L_{\mathrm{P}}, C_{\mathrm{P}}, L_{\mathrm{S}}$ and $C_{\mathrm{S}}$ are the equivalent primary and secondary-stage networks. In this design, $L_{\mathrm{P}}$ and $L_{\mathrm{S}}$ are 192 pH and 157 pH , and $k$ is $0.5 . L_{\mathrm{P}}$ is realized on the OB layer and $L_{\mathrm{S}}$ is realized on the OA layer, both with $3 \mu \mathrm{~m}$ thick Cu metal. Fig. 3.10b presents the simulated load-pull contours for the diver stage at 28 GHz and 39 GHz , and the simulated impedance from the inter-stage matching network $\left(Z_{\text {ISM }}\right)$. The transformed main amplifier input impedance is located close to the center of the high-efficiency contours.

The main amplifier employs three-stack transistors in order to achieve the required output power, with a peaking inductor $L_{5}=30 \mathrm{pH}$ between the first and second transistor in the stack. By carefully choosing the external gate capacitors ( $C_{4}=166 \mathrm{fF}, C_{5}=53 \mathrm{fF}$ ) for the stacked transistors, the voltage swing at the output node can be divided equally across each transistor in the threestack [37, 38]. Similar peaking inductor and external gate capacitor have been used for the two-stack driver amplifier ( $C_{2}=166 \mathrm{fF}, L_{4}=30 \mathrm{pH}$ ).

For a differential amplifier, the gate capacitor can be connected between the gates of the corresponding transistors exploiting the virtual ground. This reduces the required gate capacitance to half of the single-ended equivalent circuit, while also providing common mode rejection. In the differential-mode small-signal equivalent circuit, the gate capacitor connects to the virtual ground at the center, and provides differential-mode gain since the voltage swing at the source is divided between transistors $C_{\mathrm{gs}}$ and $2 C_{4}$ (or $2 C_{5}$ ). For the common-mode signal, the gate capacitor is connected to a virtual open, and the voltage swings across the large bias resistor ( $R_{\mathrm{b}}=12 \mathrm{k} \Omega$ )


Figure 3.10: (a) Inter-stage transformer matching; Simulated PAE contour and input impedance of the inter-stage matching, $Z_{\text {ISM }}$, at (b) 28 GHz ; (c) 39 GHz .
rather than $C_{\mathrm{gs}}$, since $R_{\mathrm{b}} \gg 1 / \omega C_{\mathrm{gs}}$. The driver amplifier also provides common-mode rejection in a similar manner. The common-mode rejection ratio (CMRR) can be approximated using the small-signal equivalent model for the NMOS transistors (ignoring $C_{\mathrm{gd}}$ ) as:

$$
\begin{equation*}
C M R R \approx \frac{\left(1+g_{\mathrm{m}} r_{0} \frac{2 C_{2}}{C_{\mathrm{gs}}}\right)\left(1+g_{\mathrm{m}} r_{0} \frac{2 C_{4}}{C_{\mathrm{gs}}}\right)\left(1+g_{\mathrm{m}} r_{0} \frac{2 C_{5}}{C_{\mathrm{gs}}}\right)}{\left(\sqrt{1+\left(g_{\mathrm{m}} r_{0} \frac{1}{S R_{\mathrm{b}} C_{\mathrm{gs}}}\right)^{2}}\right)^{3}} \tag{3.4}
\end{equation*}
$$

Equation (3.4) is an optimistic estimate and in reality, transistor and layout non-idealities limit the CMRR. Nevertheless, this technique provides a simulated CMRR $>15 \mathrm{~dB}$ at $24-40 \mathrm{GHz}$. Note that the differential capacitor presents an added layout constraint in that the corresponding pair of transistors need to be laid out close to each other.

Load-pull simulations are also done for the main amplifier to obtain the optimal impedances for achieving the highest PAE. The output matching is designed using a series- $C$, shunt- $L$ network


Figure 3.11: (a) Structure of output matching network; (b) Three-stack switch in MN (all un-labelled resistors are $12 \mathrm{k} \Omega$ ); (c) Simulated switch impedance ( $Z_{\mathrm{AB}}$ ) versus voltage swing; (d) Simulated the voltage swing across the three switch transistor at 28 GHz when operating at P1dB.
as shown in Fig. $3.8\left(C_{6}, L_{6}, L_{7}\right)$. However, such a matching network requires a larger effective shunt- $L$ at 28 GHz than at 39 GHz . Fig. 3.11a presents an output matching network topology that can effectively implement the above condition and maintain an optimal load impedance to the main amplifier (within the high PAE contours). An SOI switch is connected between nodes A
and B , and this reconfigures the shunt branch impedance such that:

$$
\begin{array}{rr}
Z_{\mathrm{SH}}=j \omega 2 L_{6}+\left(\frac{1}{j \omega C_{\mathrm{OFF}, \mathrm{SW}}} \| j \omega 2 L_{7}\right) & \text { Switch OFF } \\
Z_{\mathrm{SH}}=j \omega 2 L_{6}+\left(R_{\mathrm{ON}} \| j \omega 2 L_{7}\right) & \text { Switch ON } \\
Z_{\mathrm{MN}}=2 \times\left(50+\frac{1}{j \omega C_{6}}\right) \| Z_{\mathrm{SH}} & \tag{3.7}
\end{array}
$$

where $R_{\mathrm{ON}, \mathrm{SW}}$ and $C_{\mathrm{OFF}, \mathrm{SW}}$ are the on-resistance and off- capacitance of the SOI switch. For high-band operation when the switch is ON , it is evident that $R_{\mathrm{ON}, \mathrm{SW}}$ causes additional loss in the switch network and hence decreases the output power and efficiency. The switch should also be designed to withstand the current levels at maximum output power. At the same time, for low-band operation when the switch is OFF, the switch should neither breakdown due to a large instantaneous voltage swing across nodes A and $\mathrm{B}\left(V_{\mathrm{AB}}\right)$, nor should it turn-on and compress the output power. Therefore, the shunt switch is implemented using a stack of three NMOS transistors of width $500 \mu \mathrm{~m}$ (Fig. 3.11b). The switch transistors are tightly connected together using the top five copper layers to minimize $R_{\mathrm{ON}, \mathrm{SW}}$, and results in $R_{\mathrm{ON}, \mathrm{SW}}=2.35 \Omega$ and $C_{\mathrm{OFF}, \mathrm{SW}}=58.7 \mathrm{fF}$. The DC voltage at nodes A and B is equal to $V_{\mathrm{dd} 2}$, and $V_{\mathrm{SW}}$ is nominally biased at $\left(V_{\mathrm{dd} 2}+1\right) \mathrm{V}$ or $\left(V_{\mathrm{dd} 2}-1\right) \mathrm{V}$ for turn-on or turn-off, respectively.

Fig. 3.11c presents the impedance of the switch stack $\left(Z_{\mathrm{AB}}\right)$ in the OFF state versus $\left|V_{\mathrm{AB}}\right|$ at 28 GHz . The switch impedance (phase and magnitude) remain close to that of an ideal capacitor of value $C_{\mathrm{OFF}, \mathrm{SW}}$ for $\mid V_{\mathrm{AB}}$ I up to $3.5-4 \mathrm{~V}$, before turn-on starts to occur. Fig. 3.11 d shows the simulated $V_{\mathrm{DS}}$ across each individual transistor in the switch stack at 28 GHz at P 1 dB operation. The peak $V_{\mathrm{DS}}$ across any transistor remains within $\pm 1.3 \mathrm{~V}$, which is within the breakdown limit of the device. In the ON state, the switch stack has to handle to a large instantaneous current flowing though it as it shunts the $L_{7}$ inductors. The simulated current through the switch stack at 39 GHz , for a P1dB of 20 dBm , shows a peak amplitude of 87 mA , resulting in a current density of 0.17 $\mathrm{mA} / \mu \mathrm{m}$ and meeting all current-density rules. Compared to an ideal switch with $0 \Omega$ resistance,


Figure 3.12: Simulated PAE contour and input impedance of the output matching network, $Z_{\mathrm{MN}}$, at (a) 28 GHz (switch ON);(b) 39 GHz (switch OFF).
the 3-stack SOI switch adds a matching loss of 0.4 dB at $36-40 \mathrm{GHz}$ and degrades the PAE by $3 \%$ at 40 GHz .

Fig. 3.12 presents ZMN plotted with the main-amplifier PAE contours at 28 GHz and 39 GHz , with the switch in the OFF and ON states, respectively, for $C_{6}=200 \mathrm{fF}, L_{6}=115 \mathrm{pH}$ ( $Q=$ 22 at 30 GHz ) and $L_{7}=81 \mathrm{pH}\left(Q=20\right.$ at 30 GHz ). It can be observed the $Z_{\mathrm{MN}}$ is located at the high PAE contour region. In the low-band setting, the simulated OP1dB and Psat are 20.3-21.7 dBm and 21-21.8 dBm, respectively, at $24-30 \mathrm{GHz}$, with a peak PAE of 29-34.6\% (Fig. 3.13). In the high-band setting, the simulated OP1dB and Psat are 19-19.8 dBm and 20.8-21.4 dBm, respectively, at $36-40 \mathrm{GHz}$, with a peak PAE of $25.5-28 \%$. If the switch is kept OFF for high-band operation, the simulated peak PAE at $37-40 \mathrm{GHz}$ degrades $22.5-18.5 \%$. Note that the Psat is not affected at $37-40 \mathrm{GHz}$ by keeping the switch OFF because one can drive the PA to saturation even if not optimally matched.

The PA output impedance has been optimized for operation in the class-AB regime for both low-band and high-band operation, so as to offset the gain compression by the increase in the drain current at high power. The simulated current density is $0.04 \mathrm{~mA} / \mu \mathrm{m}$ and $0.06 \mathrm{~mA} / \mu \mathrm{m}$ in the small-signal regime, and $0.2 \mathrm{~mA} / \mu \mathrm{m}$ and $0.18 \mathrm{~mA} / \mu \mathrm{m}$ at P 1 dB power levels at 28 GHz and


Figure 3.13: Simulated Psat and PAE at $24-40 \mathrm{GHz}$ for the 2 -stage PA with the three-stack load-tuning switch in the ON (low-band) and OFF (high-band) position.


Figure 3.14: Simulated waveform of the stacked amplifier at (a) 28 GHz at P 1 dB of 21.3 dBm (switch ON); (b) 39 GHz at 20 dBm (Switch OFF).

39 GHz , respectively.
Fig. 3.14 presents the simulated waveform when the 2 -stage PA is operating at P 1 dB at 28 and 39 GHz . It can be observed that the Vpp is smaller than 2.4 V and each of the main amplifier transistors VDS is nearly the same. Slight distortion can be observed because of the $2^{\text {nd }}$ and $3^{\text {rd }}$ harmonic content, and is due to the class AB bias mode (see $[37,38]$ for more detail).

To maintain the integrity of the PA-SPDT interface in the front-end design, it is also ensured that SPDT switch input impedance is well matched to $100 \Omega$ in order to keep $Z_{\mathrm{MN}}$ close to the high-efficiency contours, and, also that the SPDT switch power handling does not limit the


Figure 3.15: Microphotograph of LNA test chip $\left(0.9 \times 0.75 \mathrm{~mm}^{2}\right)$.
output power.

### 3.3 Measurements

All measurements including NF and linearity were performed in either a single-ended or in a differential-mode using on-chip probing and a 4-port Keysight N5247B network analyzer (PNA-X). The LNA and SPDT switch were first measured independently using test cells.

### 3.3.1 LNA

A single-end test cell was first fabricated for the LNA, as shown in Fig. 3.15, and is measured with $V_{\mathrm{g} 1}=0.5 \mathrm{~V}$ and $V_{\mathrm{g} 2}=V_{\mathrm{dd}}=1 \mathrm{~V}$, and at a dc current of 9 mA per stage $(\mathrm{Pdc}=18 \mathrm{~mW})$. The measured peak gain is 21.2 dB at 36.7 GHz with a $3-\mathrm{dB}$ bandwidth of $20-40 \mathrm{GHz}$ (Fig. 3.16a). The measured gain starts dropping at 38 GHz and we believe that this is due to the EM simulator underestimated parasitic capacitance of the inductors. The measured $S_{11}$ is $<$ -10 dB at $18.3-50 \mathrm{GHz}$ and $\mathrm{S}_{22}$ is $<-10 \mathrm{~dB}$ at $20.5-44 \mathrm{GHz}$. The measured $\mathrm{S}_{12}<-40 \mathrm{~dB}$, which results in a stability factor $(\mathrm{K}$ factor $)>1$.

The LNA results in a measured NF $<3 \mathrm{~dB}$ at $18-42.5 \mathrm{GHz}$, a minimum NF of 2.5 dB at 24 GHz , and agrees well with simulations (Fig. 3.16b). The measured IP1dB and IIP3 are - 20


Figure 3.16: (a) Measured and simulated S-parameters of the LNA test cell; (b) Measured and simulated NF; (c) Measured IP1dB and IIP3.
to -17 dBm and -11 to -7 dBm , respectively, at $20-40 \mathrm{GHz}$, where the IIP3 is measured using two tones with a spacing of 100 MHz (Fig. 3.16c). Table 3.3 compares the wideband LNA with

Table 3.3: Comparison with State-of-the-art Wideband LNA

| Ref. | This work | $[21]$ | $[22]$ | $[18]$ | $[39]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tech. | $45-\mathrm{nm}$ <br> SOI | $0.25-\mu m$ <br> SiGe | $45-\mathrm{nm}$ <br> SOI | $22-\mathrm{nm}$ <br> SOI | $22-\mathrm{nm}$ <br> SOI |
| BW (GHz) | $20-40$ | $29-37$ | $24-44$ | $24-43$ | $22-32$ |
| Gain(dB) | 21.1 | 28.5 | 20 | 23 | 21.5 |
| NF (dB) | $2.5-3$ | $3.1-4.1$ | $4.2-5.5$ | $3.1-3.7$ | $1.7-2.2$ |
| IP1dB (dBm) | -20 to -17 | -32 | -19 to -16 | -27 to -21 | N.A |
| IIP3 (dBm) | -11 to -7 | -12.5 | N.A | -19 to -13 | -13.4 |
| Pdc (mW) | 18 | 80 | 58 | 20.5 | 17.3 |
| FoM (dB) | $22.1-24.2$ | $4.6-8.1$ | $2.6-6.5$ | $19.7-21.9$ | $20.3-23.1$ |

previous millimeter-wave designs. It is observed that state-of-the-art performance is achieved with comparable FoMs to the best published LNAs.

### 3.3.2 SPDT

A single-ended SPDT switch test cell was fabricated and characterized (Fig. 3.17a). For all measurements, 1 V and -1 V are used as turn-on and turn-off voltages, respectively. The measured loss is $<0.8 \mathrm{~dB}$ and $<1 \mathrm{~dB}$ in the Tx and Rx modes, respectively, up to 40 GHz , with each port matching at $<-10 \mathrm{~dB}$ up to $45-50 \mathrm{GHz}$ (Fig. 3.17b-c). At 28 GHz , the measured IL is only 0.66 dB and 0.76 dB in the Tx and Rx modes, respectively. The Tx-Rx isolation is higher than 25 dB in the Tx mode and 22 dB in the Rx mode, up to 50 GHz .

The SPDT power handling is measured using the PNA-X and an external power amplifier. The compression of the external power amplifier is calibrated out. The measured Rx-mode IP1dB is 14 dBm and the Tx-mode IP1dB is 21-22 dBm, both being 3-4 dB lower than simulations (Fig. 3.17 d ). This may be due to the simulation tool which not model the switch P1dB accurately.

Table 3.4 compares the asymmetrical SPDT switch with recent mm-wave switches. The design achieves the lowest insertion loss with comparable IP1dB and Tx-Rx isolation. It is clear that the optimized $L-C-L$ matching network resulted in wideband performance and low loss.

(a)

(b)

(c)

(d)

Figure 3.17: (a) Microphotograph of the fabricated single-end SPDT test chip $\left(0.64 \times 0.52 \mathrm{~mm}^{2}\right)$; Measured SPDT S-parameters (b) Rx mode; (c) Tx mode; (d) Measured IP1dB in the Tx and Rx modes (single-ended).

Table 3.4: Comparison with Wideband SPDT(Single-Ended)

| Ref. | This work | $[32]$ | $[33]$ | $[34]$ | $[35]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tech. | $45-\mathrm{nm}$ <br> SOI | $40-\mathrm{nm}$ <br> SOI | $45-\mathrm{nm}$ <br> SOI | $45-\mathrm{nm}$ <br> SOI | $0.12-\mu \mathrm{m}$ <br> SOI |
| 1 dB BW <br> (GHz) | DC-50 | DC-40 | DC-50 | DC-35 | DC-45 |
| IL @ 28/40 <br> GHz in Tx <br> mode(dB) | $0.66 / 0.8$ | $1.2 / 1.7$ | $0.78 / 1$ | $1.3 / 1.5$ | $1.3 / 1.6$ |
| IL @28/40 <br> GHz in Rx <br> mode(dB) | $0.76 / 1$ | $1.4 / 1.9$ | $0.78 / 1$ | $1.3 / 1.5$ | $1.3 / 1.6$ |
| Isolation at 40 <br> GHz (dB) | $>25$ | $>20$ | $>22$ | $>28$ | $>30$ |
| Tx Mode <br> IP1dB (dBm) | $21-22$ | 21.1 | 29 | 7.1 | 10.5 |

### 3.3.3 Front-End Rx Mode

Fig. 3.18a presents a micro-photograph of the differential front-end chip with a size of $2.1 \times 1 \mathrm{~mm}^{2}$ including pads. In the Rx mode, the measured peak gain is 19.3 dB with a $3-\mathrm{dB}$ bandwidth of 19.7-40 GHz (Fig. 3.18b). The input matching ( $\mathrm{S}_{22}$ ) is $<-10 \mathrm{~dB}$ at $19-45 \mathrm{GHz}$ and the output matching is $<-9 \mathrm{~dB}$. The measured common-mode gain is $<1 \mathrm{~dB}$ over the entire frequency range. The results agree well with the independent LNA and SPDT switch measurements done on the test cells. The Rx mode NF cannot be measured due to the fully differential structure, but it can be deduced from the LNA and SPDT test cells, and is $<4 \mathrm{~dB}$ at $18-40 \mathrm{GHz}$. The measured IP1 dB is -16 to -13 dBm which is high for a wideband receive module. The differential LNA consumes 36 mW .

### 3.3.4 Front-End Rx Mode

The front-chip Tx-mode is measured using a low-band (24-29 GHz) and a high-band ( $36-40 \mathrm{GHz}$ ) setup. For low-band measurements (Fig. 3.19a), the bias conditions are: $V_{\mathrm{b} 1}=0.24 \mathrm{~V}$,


Figure 3.18: (a) Microphotograph of the fabricated front-end chip. Size: $2.1 \times 1 \mathrm{~mm}^{2}$. (b) Measured and simulated S-parameters of the front-end module in the Rx mode.
$V_{\mathrm{b} 2}=1.3 \mathrm{~V}, V_{\mathrm{dd} 1}=2.4 \mathrm{~V}, V_{\mathrm{g} 1}=0.19 \mathrm{~V}, V_{\mathrm{g} 2}=1.45 \mathrm{~V}, V_{\mathrm{g} 3}=2.6 \mathrm{~V}, V_{\mathrm{dd} 2}=4 \mathrm{~V}$, and the switch is actuated with $V_{\mathrm{SW}}=3 \mathrm{~V}$. The peak gain is 17.6 dB with a $3-\mathrm{dB}$ bandwidth of $22.7-30.8 \mathrm{GHz}$ and includes the switch loss.

Fig. 3.19 b presents the measured large-signal performance at 28 GHz , with a P1dB and Psat of 18.3 and 19.1 dBm , and a PAE of $17.8 \%$ and $18 \%$, respectively, after the switch loss and compression. Note that there is an additional 0.7 dB switch compression included in these measurements and the PA OP1dB and Psat are actually 1.5-1.6 dB higher than the quoted values. In hindsight, a 3-stack switch would have been better at these power levels, and we were misguided by the switch simulations. The measured Psat and PAE at 28 GHz of 19.1 dBm and


Figure 3.19: (a) Measured and simulated S-parameters for low-band setting; (b) Measured Pout, PAE, Gain versus Pin at 28 GHz ; (c) Measured Pout and PAE versus frequency.
$18 \%$, respectively, compare reasonable well with simulations when one considers the switch loss and compression. In this case, the simulated Psat and PAE are $19.7 \mathrm{dBm}(21.5-1.7 \mathrm{~dB})$ and $22.7 \%$ $(34 \% \times 0.67)$.

Fig. 3.19c presents a summary of the large-signal performance versus frequency. The bias is optimized at a single frequency $(28 \mathrm{GHz})$ and the transistors operate in class AB mode with a slight gain expansion $(<0.5 \mathrm{~dB})$. However, at 24 GHz , the PA operates in a class A mode, and there is a substantial difference between its OP1dB and Psat. The measured OP1dB and Psat is $11.8-18.35 \mathrm{dBm}$ and $18.4-19.1 \mathrm{dBm}$, respectively, with a peak PAE of $18-13.6 \%$. Note that these values include the SPDT switch loss and compression. A different amplifier bias could be applied at 24 GHz to achieve better performance at P 1 dB , but this was not done here.

For the high-band measurements, the bias conditions are: $V_{\mathrm{b} 1}=0.4 \mathrm{~V}, V_{\mathrm{b} 2}=1.5 \mathrm{~V}, V_{\mathrm{dd} 1}=2.4$ $\mathrm{V}, V_{\mathrm{g} 1}=0.22 \mathrm{~V}, V_{\mathrm{g} 2}=1.5 \mathrm{~V}, V_{\mathrm{g} 3}=2.5 \mathrm{~V}, V_{\mathrm{dd} 2}=4 \mathrm{~V}$, and the switch control voltage is set at $V_{\mathrm{SW}}=5 \mathrm{~V}$. The measured gain is $13.6 \pm 1.5 \mathrm{~dB}$ at $36-41 \mathrm{GHz}$ with input and output matching better than -10 dB (Fig. 3.20a). Compared to the low-band setting, the high-band gain setting increases the PA gain from 7 dB to 12.8 dB at 40 GHz , showing the effect of the switchable load-line network.

Fig. 3.20b-c presents the measured gain, and large-signal performance at $36-39 \mathrm{GHz}$. The gain shape has a slight expansion ( $<0.5 \mathrm{~dB}$ ), with an OP1dB of 18.2 dBm . Due to the differential design, the PNA-X cannot drive the amplifier to P1dB and Psat levels, and therefore, these values are not quoted as the achievable P1dB and Psat. The highest Pout is 18.6-13.9 dBm with corresponding PAE of 14.1-6.7\% at 36-39 GHz. Again, the 36 GHz Pout value of 18.6 dBm compares very well with simulations when considering a 1.7 dB switch loss and compression $(\operatorname{Psim}=19.3 \mathrm{dBm}=21-1.7 \mathrm{~dB})$. This also applies to the measured PAE of $14.1 \%$ $(\operatorname{Psim}=25 \% \times 0.67=16.9 \%)$.

In order to estimate the P1dB, the measured Pout versus Pin is plotted in Fig. 3.20d at 38 GHz. It is seen that the gain is compressed by $<0.5 \mathrm{~dB}$ up to a Pout of 16 dBm . This shows that the achievable OP1dB and Psat should be $>18 \mathrm{dBm}$ with $3-5 \mathrm{~dB}$ more input power. Note that


Figure 3.20: (a) Measured and simulated S-parameters for high-band setting; (b) Measured Pout vs. Pin at 36 GHz ; (c) Measured highest possible Pout and corresponding PAE versus frequency; (d) Measured Pout and gain versus Pin at 38 GHz with $<0.5 \mathrm{~dB}$ compression up to 16 dBm .


Figure 3.21: Measured output power at the P1dB level for a period of 10 hours.
this compression is due mostly to the switch and not due to the PA. Similar tests were done at different frequencies and with $0.2-0.5 \mathrm{~dB}$ compression at the highest quoted power.

To validate the reliability of this design, the front-end was measured in the Tx mode for $>$ 10 hours (Fig. 3.21). In this measurement, the input power is set to achieve the highest Pout at 28 and 36 GHz . At 28 GHz , the Pout does not change over 10 hours while it changes by $<0.1 \mathrm{~dB}$ at 36 GHz (we believe that this is due to calibration and temperature errors). Of course, more reliability measurements should be done and this is only a single test. Finally, measurements were done with no cooling (chip placed on the wafer-probe chuck with a vacuum pull) and also with active cooling to $25^{\circ}$ (concentrated air blowing on the chip using nozzles), and we have not seen any difference in the measured power results. At maximum power levels, the front-end consumes 450 mW , with 80 mW delivered to the load and 370 mW consumed as heat.

Table 3.5 compares the dual-band front-end with state-of-the-art designs. It can be observed that, for the Rx mode, the design achieves the widest bandwidth and comparable NF to narrowband designs. In the Tx mode, this design achieves dual-band operation and comparable output power to narrowband high-power amplifiers. The PAE is lower than what narrowband designs can achieve, but is still acceptable. In our design, the PAE is affected by the SPDT switch saturation and would be $15 \%$ higher if a 3 -stack switch was used.
Table 3.5: Comparison with Previous Millimeter-Wave 5G Front-Ends

| Ref. | Integration Level | Tech. | Rx-Mode |  |  |  | Tx-Mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Freq. (GHz) | Gain <br> (dB) | NF (dB) | IP1dB (dBm) | $\begin{aligned} & \text { Freq. (GHz) } \\ & \text { BW (GHz) } \end{aligned}$ | Gain <br> (dB) | $\begin{gathered} \text { Psat } \\ (\mathrm{dBm}) \end{gathered}$ | $\begin{aligned} & \text { Peak } \\ & \text { PAE } \end{aligned}$ |
| This | PA, LNA SPDT |  | 19.7-40 | 193 | <4 at | -15 | 22.7-30.8 | 17.6 | $>18.8$ | 18 |
| Work | PA, LNA SPDT | SOI | 19.7-40 | 19.3 | $18-42 \mathrm{GHz}$ | -15 | 36-40 | 13.6 | > 18 | 14.1\% |
| [1] | Full TRX <br> 24-antennas | $\begin{aligned} & \text { 28-nm } \\ & \text { CMOS } \end{aligned}$ | $\begin{gathered} 28 \\ 25-30.5 \end{gathered}$ | 16 | 3.8-4.4 <br> One-chan. | N.A | $\begin{gathered} 28 \\ 24-33.5 \end{gathered}$ | 44 | > 14 | 20\% |
| [4] | $\begin{gathered} \text { PA, LNA, SPDT } \\ \text { PS Antenna } \end{gathered}$ | $\begin{gathered} 0.18-\mu \mathrm{m} \\ \mathrm{SiGe} \end{gathered}$ | $\begin{gathered} 28 \\ 27.5-31 \end{gathered}$ | 20 | $4.6$ <br> One-chan. | -22 | $\begin{gathered} 28 \\ 27.5-31 \end{gathered}$ | 20 | 12.5 | N.A |
| [12] | $\begin{gathered} \text { PA, LNA, SPDT } \\ \text { PS, Antenna } \end{gathered}$ | $\begin{aligned} & \text { 28-nm } \\ & \text { CMOS } \end{aligned}$ | $\begin{gathered} 39 \\ 37-40 \end{gathered}$ | 40 | $6-7.6$ <br> One-chan. | -39 | $\begin{gathered} 39 \\ 37-40 \end{gathered}$ | 46 | 10.2 | N.A |
| [40] | PA, LNA, SPDT | $\begin{aligned} & 45-\mathrm{nm} \\ & \text { CMOS } \end{aligned}$ | $\begin{gathered} 27 \\ 24-30 \end{gathered}$ | 11.2 | $\begin{gathered} <4 \mathrm{at} \\ 24-30 \mathrm{GHz} \end{gathered}$ | -7.1 | $\begin{gathered} 26 \\ 23-30.9 \\ \hline \end{gathered}$ | 12 | 23.6 | 28\% |
| [41] | PA, LNA, SPDT | $\begin{aligned} & \hline 22-\mathrm{nm} \\ & \text { FDSOI } \end{aligned}$ | $\begin{gathered} 28 \\ 24-31.3 \end{gathered}$ | 17 | $\begin{gathered} <4.5 \mathrm{at} \\ 25-31 \mathrm{GHz} \end{gathered}$ | -22 | $\begin{gathered} 28 \\ \text { N.A } \end{gathered}$ | 16.7 | 13.5 | 33.8\% |
| [42] | $\begin{gathered} \text { PA, LNA, SPDT } \\ \text { PS, Antenna } \end{gathered}$ | $\begin{aligned} & 40-\mathrm{nm} \\ & \text { CMOS } \end{aligned}$ | $\begin{gathered} 28 \\ 27-30 \end{gathered}$ | 16.8 | $5.5$ <br> One-chan. | -16 | $\begin{gathered} 28 \\ 27-30 \end{gathered}$ | 12.4 | >15 | >21\% |

### 3.4 Conclusion

This chapter presented a high-power, switchable load-line millimeter-wave front-end in 45RFSOI. Three different circuits have been designed for wideband operation and optimized for high-performance. An SPDT switch with ultra-low-loss ( $<1 \mathrm{~dB}$ in both Tx and Rx modes up to 40 GHz ) and with high power handling of 21-22 dBm was first demonstrated. Next, a wideband LNA was designed and measured showing high linearity (IP1dB of -20 to -17 dBm ) and low noise figure ( $2 \cdot 5-3 \mathrm{~dB}$ ) at $20-40 \mathrm{GHz}$. Also, a two-stage power-amplifier with a switched load-line was developed, and care was done in the switch design so as not compress the switch under high-power operations. These three blocks were then co-optimized in a high-power front-end and resulting in $>18 \mathrm{dBm}$ of output power at 28 GHz and at 36 GHz , including the SPDT switch loss and compression. We believe that the methods presented in this paper will pave the way for wideband front-end designs for dual-band 5G systems.

### 3.5 Acknowledgment

This work was supported by Samsung Electronics, and Global Foundries.
Chapter 3 is in full, has been submitted for publication of the material as it may appear in: M. Lokhandwala, L. Gao, and G. M. Rebeiz, "A high power $24-40 \mathrm{GHz}$ transmit-receive front-end for phased-arrays in 45-nm CMOS SOI", IEEE Trans. Microw. Theory Techn., Accepted, Minor Revision, May 2020. The dissertation author was the secondary investigator and co-first author of this material.

## Chapter 4

## A 20-44 GHz Image Rejection Receiver with $\mathbf{>} \mathbf{7 5} \mathbf{d B}$ Image Rejection Ratio in <br> 22-nm CMOS FD-SOI for 5G Applications

### 4.1 Introduction

Millimeter wave is now an important topic of research due to the increased data-rate requirements and the new 5 G standard, which operates at $24-29 \mathrm{GHz}$ and $37-43 \mathrm{GHz}$ for fixed wireless systems, hotspots and base-station to mobile users communications. Several LNAs, PAs and phased-arrays have been demonstrated at 28 GHz and $39 \mathrm{GHz}[1-3,6,8,11,43-50]$. In general, they operate either in the $24-28 \mathrm{GHz}$ band, or in the $37-42 \mathrm{GHz}$, but a new generation of phased-arrays will be coming which will operate over a wideband region, such as $24-44 \mathrm{GHz}$ so as to meet all the 5 G frequencies in a single aperture. Such a system will reduce size, power consumption and cost of a multiple aperture system as done today. Driven by these benefits, wideband millimeter-wave circuits, such as antennas, power amplifiers and variable gain amplifier (VGA) have been investigated [16,51-53].

As an important block in receivers, several techniques have been proposed for wideband LNAs [19-22]. Unfortunately, the 24-43 GHz LNAs have high power consumption or high noise figure (NF). Also, their tolerance to the in-band and out-of-band interferers is poor. The in-band interferers can be handled with a high in-band LNA IP1dB and IIP3 (at a cost of additional power consumption), but the out-of-band interferers can be very large especially at $10-16 \mathrm{GHz}$ due to the presence of $\mathrm{X} / \mathrm{Ku}$-band radar systems, high power point-to-point backhaul systems, and Ku-band satellite transmitters. One way to suppress these interferers is to use a sharp external passive filter on each antenna element in a phased-array. However, this will greatly increase the system cost and the filter loss will increase the system NF. Therefore, it is better to design the LNA with an integrated filter response as will be seen in this work.

Wideband receivers have also been explored in [54-59]. Most wideband receivers employ the traditional I/Q architecture for image rejection, but due to the mismatch between I path and Q path, the image rejection ratio (IRR) is limited to $30-40 \mathrm{~dB}$. Also, this architecture consumes high dc power due to the presence of two mixes, two LO drivers and typically results in a higher NF due to the I/Q circuits involved.

This chapter presents a high-IF wideband image rejection receiver with very high IRR. By choosing a suitable operating frequency for the RF, LO and IF (RF: 20-44 GHz, IF: 16 GHz ), the image can be rejected by the LNA without the use of external filtering. Also, a double-sideband mixer is used which greatly reduces the LO power requirements. The wideband single-sideband (SSB) receiver achieved state-of-art performance in terms of low NF, low power dissipation and the ultra-high image rejection.


Figure 4.1: (a) Traditional low-IF single-sideband receiver, (b) output power contour vs Alternative single-sideband receiver with medium IF, (c)Proposed single-sideband receiver with high IF.

### 4.2 Receiver Architecture

### 4.2.1 Receiver Comparison

Fig. 4.1a presents a traditional single-side band receiver with a low-IF architecture. The RF signal is down-converted using a SSB mixer with I and Q paths to an IF of 2-5 GHz, and another IF down-converter is used to convert the IF signal to baseband. The Image Rejection Ratio (IRR) depends on the I/Q mismatch and is

$$
\begin{equation*}
\operatorname{IIR}(\mathrm{dB})=10 \log \frac{(\Delta G / G)^{2}+\theta^{2}}{4} \tag{4.1}
\end{equation*}
$$

where $\Delta G$ and $\theta$ is the gain and phase mismatch between the I and Q paths. For a 50-60 dB IRR, the gain and phase mismatch should be lower than $0.05-0.02 \mathrm{~dB}$ and $0.5-0.2^{\circ}$ which is very hard to achieve over a wideband frequency range and temperature, even with calibration.


Figure 4.2: Wideband single-sideband receiver with high IF and LO leakage cancellation circuit.

An alternative SSB receiver design with mid-IF is shown in Fig. 4.1b. In this case, a filter bank is placed before the wideband receiver and a switch is used to select the RF band. This topology requires the use of an IF of 6-10 GHz and a set of high isolation filters with sharp rejection. The filter bank occupies a large area, and together with the loss of the switch network, results in a substantial increase in the system NF. Also, note that in both the quadrature (low-IF) and the switched-filter bank architectures (mid-IF), the LO chain must operate up to $36-40 \mathrm{GHz}$ which increases the LO dc power consumption.

In order to alleviate these issues, a high-IF receiver is proposed for $22-44 \mathrm{GHz}$ operation (Fig. 4.1c). In this case, an IF of 16 GHz is selected together with a high-pass filter having a cutoff frequency at 19 GHz . The high-pass filter is integrated within the LNA reducing its loss impact, and the image band is filtered using the receiver high-pass response with minimum NF impact. The complete structure is shown in Fig. 4.2. For an RF band given by $f_{\text {RF,L }}$ and $f_{\text {RF,H }}$, the image frequency ( $f_{\mathrm{IM}}$ ) for $f_{\mathrm{RF}, \mathrm{L}}$ and $f_{\mathrm{RF}, \mathrm{H}}$ can be written as $2 f_{\mathrm{IF}}-f_{\mathrm{RF}, \mathrm{L}}$ and $2 f_{\mathrm{IF}}-f_{\mathrm{RF}, \mathrm{H}}$, respectively. To avoid that $f_{\mathrm{RF}, \mathrm{L}}<f_{\mathrm{IM}}<f_{\mathrm{RF}, \mathrm{H}}$ (in the RF band), should fulfill:

$$
\begin{equation*}
\operatorname{maximum}\left\{\left|2 f_{\mathrm{IF}}-f_{\mathrm{RF}, \mathrm{~L}}\right|,\left|2 f_{\mathrm{IF}}-f_{\mathrm{RF}, \mathrm{H}}\right|\right\}<f_{\mathrm{RF}, \mathrm{~L}} \tag{4.2}
\end{equation*}
$$

For $20-44 \mathrm{GHz}$ operation, $f_{\mathrm{RF}, \mathrm{L}}$ and $f_{\mathrm{RF}, \mathrm{H}}$ are chosen to be 20 and 44 GHz , respectively, and $f_{\text {IF }}$ is therefore between 12 GHz and 20 GHz . In this work, $f_{\text {IF }}$ is centered at 16 GHz with a 1 GHz instantaneous bandwidth $(15.5-16.5 \mathrm{GHz})$. As seen later, $f_{\mathrm{IF}}$ can also be centered at 15.5


Figure 4.3: (a) Frequency plan; (b) spectrum for $\mathrm{RF}=19.5-20.5 \mathrm{GHz}, \mathrm{LO}=4 \mathrm{GHz}$; (c) spectrum for $\mathrm{RF}=31.5-32.5 \mathrm{GHz}, \mathrm{LO}=15.5 \mathrm{GHz}$; (d) spectrum for $\mathrm{RF}=31.5-32.5 \mathrm{GHz}, \mathrm{LO}=16.5 \mathrm{GHz}$; (e) spectrum for $\mathrm{RF}=43.5-44.5 \mathrm{GHz}, \mathrm{LO}=28 \mathrm{GHz}$.
or 16.5 GHz . The image frequency $f_{\mathrm{IM}}$ is at $\mathrm{DC}-12 \mathrm{GHz}$ and the LO frequency $\left(f_{\mathrm{LO}}\right)$ is at $4-28$ GHz , such a wideband LO can be generated by several oscillators [60] or using a low frequency commercial synthesizer with a $x 4$ low-harmonic multiplier [56].

### 4.2.2 Image Rejection Consideration

Fig. 4.3a illustrates the frequency plan for $20-44 \mathrm{GHz}$ operation. A high-pass filtering LNA with a cutoff frequency of 19 GHz and a rejection $>60 \mathrm{~dB}$ at 13 GHz is used. Fig. 4.3b-e present three frequency examples, and note the negative IF which reflects back into the positive frequency range. When the RF band is at $19.5-20.5 \mathrm{GHz}$, the LO is set at 4 GHz , and the image band is -11.5 to $-12.5 \mathrm{GHz}(11.5-12.5 \mathrm{GHz})$, as shown in Fig. 4.3b. At an RF band of $31.5-32.5$ GHz , the LO is set at 15.5 GHz , the IF is at $16-17 \mathrm{GHz}$ and the image band is at $0.5-1.5 \mathrm{GHz}$ (Fig. 4.3c). The LO can also be set at 16.5 GHz and then the IF is $15-16 \mathrm{GHz}$, which results in an image at $0.5-1.5 \mathrm{GHz}$ (Fig. 4.3d). At an RF band of $43.5-44.5 \mathrm{GHz}$, the LO is set at 28 GHz and the image is $11.5-12.5 \mathrm{GHz}$ again and with high rejection (Fig. 4.3e). Note that image is never higher than 13 GHz and high-pass filter results in high image rejection.

### 4.2.3 LO Feedthrough Consideration

The high-IF architecture can result in a LO feedthrough issue for operation around 32 GHz. As shown in Fig. 4.3b and Fig. 4.3c, the LO can be close to the IF band and any LO leakage to the IF port can saturate the subsequent I/Q down-converter. Note that this is not relevant for 5 G operation since the frequencies are $24-30 \mathrm{GHz}$ (LO is far enough and can be filtered using a 16 GHz off-chip bandpass filter) and $37-44 \mathrm{GHz}$ (LO is easily filtered too), but is relevant to wideband receivers covering all frequencies at $20-44 \mathrm{GHz}$. In order to remove the LO feedthrough, a symmetrical mixer is employed in the SSB receiver and results in a LO leakage signal at the IF port of $<-33 \mathrm{dBm}$. Also, an LO cancellation circuit can be used as shown in Fig. 4.2 (not implemented in this work). This cancellation circuit will reduce the LO feedthrough by an additional 30-40 dB and allow the LO leakage signal to pass by the I/Q down-converter without overloading it [61]. DC cancellation is also required in the I/Q down-converter due to the LO self-mixing effects. To illustrate this in detail, consider two cases: 1) $f_{\mathrm{RF}}=31.5-32.5 \mathrm{GHz}(1$


Figure 4.4: Spectrum for $\mathrm{RF}=31-33 \mathrm{GHz}$ and $\mathrm{LO}=16 \mathrm{GHz}$.

GHz bandwidth), $f_{\mathrm{LO}}=15.5 \mathrm{GHz}$ (or 16.5 GHz ) and $f_{\mathrm{IF}}=16-17 \mathrm{GHz}$ (or $15-16 \mathrm{GHz}$ ). The LO leakage is 500 MHz away from the IF band and can be filtered out using either the IF filter or the base-band filters and DSP techniques in the modem, 2) $f_{\mathrm{RF}}=31-33 \mathrm{GHz}$ : This is the most severe case with $f_{\mathrm{LO}}=16 \mathrm{GHz}$ and $f_{\mathrm{IF}}=15-17 \mathrm{GHz}$ (Fig. 4.4). In this case, the LO leakage signal is in the middle of the IF band and can generate DC offsets in the I/Q down-converter which need to be removed using DC cancellation techniques. In conclusion, for standard 5G operation, the high-IF is an excellent alternative and does not suffer from LO feedthrough issues. For wideband operation, a LO cancellation circuit is needed at the IF port for operation around 32 GHz .

### 4.3 Circuits Designs

This receiver is designed in GlobalFoundries 22-nm FD-SOI, which provides 10 layers of copper and one aluminum top-layer [15]. The technology provides several types of transistors, and the super-low Vt NMOS is used in this design due to its low $\mathrm{NF}_{\text {min }}$ and high $f_{\mathrm{t}} / f_{\max }(270 / 320$ GHz ).

### 4.3.1 LNA Design

For a transistor used in LNA design, the most important technology parameters are $f_{\mathrm{t}} / f_{\max }$, $\mathrm{NF}_{\text {min }}$ and $R_{\mathrm{g}}$, with $R_{\mathrm{g}}$ being highly dependent on the gate layout. Usually a wide and multi-layer structure is used to connect the transistor fingers together to reduce $R_{\mathrm{g}}$. However, due to design rule constraints in deep CMOS nodes, M1 metal linewidth cannot exceed $0.1 \mu \mathrm{~m}$, resulting in


Figure 4.5: Three different layouts up to C5 for a $32 \mu \mathrm{~m}$ width transistor (a) Layout 1; (b) Layout 2; (c) Layout 3 and (d) Simulated NFmin.
a large $R_{\mathrm{g}}$. Therefore, if a $32 \mu \mathrm{~m}$-wide transistor is connected as in Fig. 4.5a, which employs 32 fingers each with a finger length of $1 \mu \mathrm{~m}$, the $\mathrm{NF}_{\text {min }}$ is relatively high due to an increased $R_{\mathrm{g}}$. In order to reduce $R_{\mathrm{g}}$, four smaller transistors can be connected in parallel, with each a width of $8 \mu \mathrm{~m}$. Also, it is best to stack the M1 to C3 layers first and then use the thick and low-loss C3-C5 layer for the routing (Fig. 4.5b). However, each transistor still has a long interconnection metal which is used to connect the back gate and the body. To further reduce $R_{\mathrm{g}}$, multi-number of vertical gate fingers connection is provided in this technology, which eliminates part of the interconnection stack and allow the transistors to be placed closer to each other, as shown for a $2 \times 2$ cell (Fig. 4.5 c ).


Figure 4.6: (a) Filter/amp/filter distributed topology; (b) LNA schematic.

The simulated $\mathrm{NF}_{\min }$ of the three layouts are shown in Fig. 4.5d. It can be observed that layout 3 exhibits the lowest NFmin, and is $0.45 / 0.88 \mathrm{~dB}$ at $20 / 40 \mathrm{GHz}$, with a current density of $0.15-0.25 \mathrm{~mA} / \mu \mathrm{m}$. In this layout, the $32 \mu \mathrm{~m}$ transistor is realized using $4 \times 8 \mu \mathrm{~m}$ wide transistors. A $48 \mu \mathrm{~m}$ transistor is also realized using $4 \times 12 \mu \mathrm{~m}$ transistors in a $2 \times 2$ cell and is used in the LNA design.

To reject the $\mathrm{X} / \mathrm{Ku}$-band interferences and the $\mathrm{DC}-12.5 \mathrm{GHz}$ image, two topologies can be chosen. The first one places a third-order high-pass filter before the amplifier, while the second one uses a filter/amplifier/filter distributed topology, as shown in Fig. 4.6a. The second topology results in lower system NF by distributing the third-order filter into the amplifier inter-stage matching networks. Fig. 4.6b presents the LNA schematic with an embedded high-pass filter. At each gate, a shunt-series LC notch filter is used with a resonant frequency of 13 GHz for high

Table 4.1: LNA Component Values (H or F)

| $L_{1}$ | $L_{\mathrm{g} 1}$ | $L_{\mathrm{s} 1}$ | $L_{\mathrm{d} 1}$ | $L_{2}$ | $L_{\mathrm{s} 2}$ | $L_{\mathrm{d} 2}$ | $L_{3}$ | $L_{\mathrm{g} 3}$ | $L_{\mathrm{s} 3}$ | $L_{\mathrm{d} 3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 p | 400 p | 100 p | 220 p | 400 p | 20 p | 300 p | 400 p | 400 p | 20 p | 200 p |
| $L_{4}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $C_{4}$ | $C_{5}$ | $C_{6}$ | $C_{7}$ | $R_{1}$ | $R_{2}$ |  |
| 400 p | 75 f | 430 f | 152 f | 430 f | 100 f | 430 f | 230 f | $20 \Omega$ | $50 \Omega$ |  |

rejection. Series resistors are added at the shunt drain inductor of the $2^{\text {nd }}$ and $3^{\text {rd }}$ cascode stages for wideband response. Note that the relatively large resistor used in the third stage has minimal effect on the LNA NF, and provides wideband output matching.

The input match is realized by source degeneration and a ladder-based transformer which introduces multiple resonant points for wideband impedance matching. The output matching is also realized using a second-order matching network. One order is created by the shunt inductor and the shunt parasitic capacitor, while the second order is formed by the series inductor and cap. Fig. 4.7a presents the simulated input matching versus $k$. When $k=0$, one obvious pole is at 37.5 GHz and the other obscure pole is around 28 GHz (due to limited inductor $Q$ of 16 at 30 GHz ). When $k$ is increased, the two poles are split resulting in a wide matching bandwidth but also a higher matching ripple. A $k=0.2$ is used in the wideband LNA with poles located at 22 and 44 GHz. A bandstop filter is thus embedded in the input matching network without deteriorating its performance.

However, due to the limited $Q$ of the inductors, the rejection level is not enough if only a first-order bandstop filter is utilized. Therefore, we implemented a third-order bandstop filter in the LNA by placing three different bandstop filters at the input of the three cascode stages. This also reduces their effect on the LNA NF. Fig. 4.7b presents the simulated $\mathrm{S}_{21}$ with different bandstop filter orders. If $L_{1} / C_{2}$ is used, $\mathrm{S}_{21}$ is -15 dB at $\sim 13 \mathrm{GHz}$ and the gain shows a peaked single-pole response. When $L_{1} / C_{2}$ and $L_{2} / C_{4}$ are both used, $S_{21}$ is -30 dB , and this dual-pole network changes the gain shape to a flat response with a sharp cutoff. When $L_{1} / C_{2}, L_{2} / C_{4}$ and $L_{3} / C_{6}$ are all used, $\mathrm{S}_{21}$ is $<-40 \mathrm{~dB}$ at $<15 \mathrm{GHz}$, and the gain shows $>60 \mathrm{~dB}$ rejection at $<15$ GHz when compared to the passband response.


Figure 4.7: (a) Simplified input matching versus $k$; (b) Simulated $\mathrm{S}_{21}$ response with different filter order.

The overall wideband response is realized by designing a different gain-peaking frequency for each stage, as shown in Fig. 4.8a and 4.8b. Since the shunt bandstop LC increases the NF at low frequencies and the transistor has intrinsic higher NF at higher frequencies, the first stage peaks at 20 and 48 GHz to keep an overall low NF over the band. The second stage is then designed to peak at 30 GHz . Thus, the first and second stage can realize a roughly flat gain and NF response at $20-44 \mathrm{GHz}$. Next, the third stage provides a wide response to increase the gain. Thus, the overall gain has a wideband response and peaks at 48 GHz .

The simulated LNA gain is $19-22 \mathrm{~dB}$ with a $3-\mathrm{dB}$ bandwidth of $20-50 \mathrm{GHz}$. The simulated


Figure 4.8: (a)Simulated voltage gain of each stage and the overall gain; (b) Simulated power gain.

NF is 3.3-4.2 dB and the simulated IP1dB is -26 to -23 dBm at $20-50 \mathrm{GHz}$. Note that the gain response at $\mathrm{DC}-13 \mathrm{GHz}$ is 60 dB (or more) lower that at $20-50 \mathrm{GHz}$. The LNA can handle 0 dBm of incident power at $9-10 \mathrm{GHz}$ without compression due to the high-pass response and the distributed notch, and consumes 20.5 mW .

### 4.3.2 Wideband RF Balun

The RF signal is then converted to a differential signal is using by a wideband passive RF balun and fed to an active double-balanced mixer. The balun is implemented using QA and


Figure 4.9: (a) Structure of the wideband RF balun; (b) Simulated phase and amplitude difference; (c) Simulated DM and CM response.

QB metal layer with a coupling ratio of $k=0.7$ (Fig. 4.9a), and is matched to $50 \Omega$ using a 250 fF series capacitor. Fig. 4.9b presents the simulated amplitude and phase mismatch at the differential outputs. The amplitude difference is $<0.5 \mathrm{~dB}$ and the phase imbalance is $<3^{\circ}$ at $20-50 \mathrm{GHz}$. The simulated differential-mode (DM) and common-mode (CM) S-parameters are shown in Fig. 4.9c, and an insertion loss of $<2.4 \mathrm{~dB}$ with $>20 \mathrm{~dB}$ CM rejection is obtained at $20-50 \mathrm{GHz}$.

### 4.3.3 LO Chain and Mixer

An active balun is used in the LO chain so as to generate a wideband differential LO signal at 4-28 GHz. Fig. 4.10a-b presents the active balun and LO driver with a de- $Q$ inductive load for wideband operation. For the driver, a large transistor size is used in the second stage to


Figure 4.10: (a) Schematic of the wideband active balun at the LO port; (b) Schematic of the LO driver.
result in 0 dBm of drive power to the Gilbert-cell mixer. The active balun and LO driver consume 21.8 mA from $1.6 \mathrm{~V}(35 \mathrm{~mW})$ and is half of the total receiver power consumption. The simulated LO driver gain is $18 \pm 2 \mathrm{~dB}$ at $0.1-45 \mathrm{GHz}$, and with a saturated output power of 1 dBm (tested using a $100 \Omega$ differential load). This results in a voltage swing of $1.6 \mathrm{~V}_{\mathrm{pp}}$ at the gates of the switching transistors in the mixer.

The LNA OP1dB is around -5 dBm , and the RF balun has 2 dB loss. Therefore, the mixer IP1dB is designed to be higher than -4 dBm so as not to not limit the receiver linearity. Fig. $4.11 \mathrm{a}-\mathrm{b}$ presents the schematic and the core layout of the wideband double-balanced mixer. The RF and LO signal paths are designed to be symmetric to minimize the LO feedthrough to the IF port. The simulated LO to IF feed-through is $<-40 \mathrm{~dB}$. For measurement purposes, the


Figure 4.11: (a) Schematic of the double balanced mixer; (b) Core layout; (c) Simulated CG/NF/IP1dB using the wideband LO driver.
output mixer matching is realized using a shunt $L$ and a series $C$ and then followed by an IF balun (centered at 16 GHz ). In a completed receiver, the differential IF will be fed into an IF filter and then into a $15-17 \mathrm{GHz} \mathrm{I} / \mathrm{Q}$ down-converter.

Fig. 4.11c presents the simulated mixer performance with a source and load impedances of $100 \Omega$ and $50 \Omega$, respectively. The mixer conversion gain (CG) is +2 to -1 dB at $20-50 \mathrm{GHz}$, and the CG slope is corrected by the LNA (which has an upward gain slope). The mixer IP1dB is -3 dBm to 0 dBm with a NF of $9-12 \mathrm{~dB}$, and consumes 6 mA from a $1.6 \mathrm{~V}(9.6 \mathrm{~mW})$.


Figure 4.12: (a) Schematic of IF amplifier; (b) Simulated and measured S-parameters; (c) Simulated IP1dB and gain versus $V_{\mathrm{dd}}\left(V_{\mathrm{gs}}=0.3 \mathrm{~V}\right)$; (d) Simulated IP1dB and gain versus $V_{\mathrm{gs}}\left(V_{\mathrm{dd}}=1 \mathrm{~V}\right)$.

### 4.3.4 IF Amplifier

Since the LNA/mixer block have a total gain $>20 \mathrm{~dB}$, the IF amplifier does not need to be designed for high gain, and its linearity is more important. Also, the IF amplifier gain cannot be high so as not to saturate the I/Q down-conversion mixer with any LO-to-IF feedthrough. Therefore, a simple common-source amplifier is used and a 40 fF capacitor is added between the gate and source nodes to ease the input impedance matching while keeping a small transistor size and low power consumption (Fig. 4.12a). Fig. 4.12b presents the simulated results with a peak gain of 8.7 dB and excellent input and output matching.

Fig. 4.12c presents the IF amplifier simulated gain and IP1dB versus $V_{d d}$ at 16 GHz $\left(V_{\mathrm{gs}}=0.3 \mathrm{~V}\right)$. A $V_{\mathrm{dd}}$ of 1 V can be used to achieve a gain of 9 dB and an IP1dB $>-5 \mathrm{dBm}$, at a


Figure 4.13: Microphotograph of the $20-44 \mathrm{GHz}$ single-sideband receiver. $\left(1.8 \times 1 \mathrm{~mm}^{2}\right)$.
power consumption of only 4 mW . Note that if a differential amplifier is used, then the power consumption will be 8 mW which is still a small fraction of the receiver power budget. Additional gain and linearity control can also be achieved using gate bias (Fig. 4.12d).

### 4.4 Measurements

Fig. 4.13 presents a micro-photograph of the $20-44 \mathrm{GHz}$ single-sideband receiver chip with a size of $1.8 \times 1 \mathrm{~mm}^{2}$ including pads. All measurements including NF and linearity were performed using on-chip probing and the Keysight N5247B network analyzer (PNA-X). An LNA chip is also measured independently using a test cell.

### 4.4.1 LNA

The biasing conditions are: $V_{\mathrm{g} 1}, V_{\mathrm{g} 2}$ and $V_{\mathrm{g} 3}=0.4,1$ and 1.4 V , respectively. $V_{\mathrm{d} 1}$ and $V_{\mathrm{d} 2}$ are 1 V and 1.6 V , respectively, with a dc power consumption of 20.5 mW .

Fig. 4.14a presents the measured and simulated S-parameters. The measured gain is $>17$ dB at $20-44 \mathrm{GHz}$ with a peak gain of 23 dB at 40 GHz . The gain variation is $\pm 1.1 \mathrm{~dB}$ at 24-29 $\mathrm{GHz}\left(\mathrm{S}_{21 \mathrm{av}}=18 \mathrm{~dB}\right)$ and at $37-42 \mathrm{GHz}$ bands $\left(\mathrm{S}_{21 \mathrm{av}}=22 \mathrm{~dB}\right)$ Measurements do not agree with the


Figure 4.14: (a) Measured and simulated S-parameters of the LNA; (b) Measured $K$ factor.
simulated response above 42 GHz , and this is due to the mandatory dense metal-fill for all metal layers, which results in higher parasitic capacitances. The high-pass elliptic filter response is clearly observed, with a gain of -20 dB at 15 GHz and $<-40 \mathrm{~dB}$ at frequency $<13.2 \mathrm{GHz}$. Note that the LNA passband response is designed with a slight positive slope so as to compensate the negative mixer gain slope. The measured $S_{12}$ is $<-50 \mathrm{~dB}$ over the whole band. The measured K-factor is $>1$, and indicates the LNA is unconditionally stable (Fig. 4.14b).

Fig. 4.15a presents the measured and simulated NF and with good agreement. This is also done using the PNA-X which calibrates up to the GSG probes. The measured NF is 3.1-3.7 dB at $24-43 \mathrm{GHz}$ and $<4 \mathrm{~dB}$ at $20-45 \mathrm{GHz}$.

Fig. 4.15 b presents the measured LNA linearity. The input P 1 dB is -20.4 to -27 dBm


Figure 4.15: (a) Measured and simulated NF; (b) Measured input P1dB, in-band IIP3 and out-of-band IIP3.
and the in-band IIP3 is -13.2 to -19 dBm at $20-40 \mathrm{GHz}$. Due to the high-pass filtering effect, the out-of-band IIP3 is 20 dB higher than the in-band IIP3 (Fig. 4.15b). This is measured using a tone at $15 \mathrm{GHz}\left(f_{1}\right)$ and another tone at $2-10 \mathrm{GHz}\left(f_{2}\right)$ and taking the IM3 value at $20-30 \mathrm{GHz}$ ( $2 f_{1}-f_{2}$ ).

The LNA can also be operated at lower power with competitive performance. When both $V_{\mathrm{d} 1}$ and $V_{\mathrm{d} 2}$ are reduced to 0.8 V , the LNA Pdc becomes 12.1 mW . In this case, the LNA exhibits a maximum gain of 18.2 dB at 40 GHz and a NF of 3.4-4.3 dB at $24-43 \mathrm{GHz}$ (Fig. 4.16). The 3-pole high-pass elliptic response is conserved.

The measured IF amplifier shows a peak gain of 8.2 dB at 16 GHz , with a $1-\mathrm{dB}$ bandwidth


Figure 4.16: Measured LNA gain and NF versus DC power consumption.
Table 4.2: LNA Harmonic-Related IM3

| $\begin{gathered} f_{1} \\ (\mathrm{GHz}) \end{gathered}$ | $\begin{gathered} f_{2} \\ (\mathrm{GHz}) \end{gathered}$ | IB Tones (GHz) | IM3 Tone (GHz) | $\begin{gathered} \mathrm{P}_{\text {in } @ f_{1}}^{(\mathrm{dBm})} \\ \end{gathered}$ | $\mathrm{OP}_{\text {tones }}(\mathrm{dBm})$ | $\mathrm{OP}_{\mathrm{IM} 3}$ <br> (dBm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27.5 | 28 | same | $27\left(2 f_{1}-f_{2}\right)$ | -30 | -11.4 (Mea.) | -42.8 |
| 13.8 | 14 | 27.6 (2f $f_{1}$ ) | $27.2\left(2 * 2 f_{1}-2 f_{2}\right)$ | -10 | -34.4 (Мea.) | -109.4 |
|  |  |  |  | -20 | -55.9 (Sim.) | <-110 |
|  |  |  |  | -30 | -75.9 (Sim.) | <-110 |
| 9.16 | 9.33 | $27.48\left(3 f_{1}\right)$ | $26.97\left(2 * 3 f_{1}-3 f_{2}\right)$ | -4 | -39.9 (Mea.) | -110 |
|  |  |  |  | -10 | -55.8 (Sim.) | <-110 |
|  |  |  |  | -20 | -85.8 (Sim.) | <-110 |
|  |  |  |  | -30 | -115.8 (Sim.) | <-110 |

of 6 GHz (see Fig. 4.12b). The input and output ports are well matched, and the measured IP1dB is -4.2 dBm (not shown for brevity).

### 4.4.2 LNA Harmonics and Intermodulation Study

Another study of the LNA out-of-band linearity is shown in Table 4.2. In one case, interferers at $13.8 \mathrm{GHz}\left(f_{1}\right)$ and $14 \mathrm{GHz}\left(f_{2}\right)$ are used, which generate second-harmonic components at $27.6 \mathrm{GHz}\left(2 f_{1}\right)$ and $28 \mathrm{GHz}\left(2 f_{2}\right)$ with an $\mathrm{OP}_{\text {tones }}$ of -34.4 dBm . The resulted second-harmonic signal mixes and generates an IM3 at 27.2 GHz , which is measured to be -109.4 dBm for -10 dBm interferer power levels. The same analysis is done for -20 and -30 dBm interferer levels

Table 4.3: LNA IIP2 with Different Frequency Scenarios

| $f_{1}$ | $f_{2}$ | $f_{1}$ <br> $(\mathrm{GHz})$ | $f_{2}$ <br> $(\mathrm{GHz})$ | $2 f_{1}$ <br> $(\mathrm{GHz})$ | $2 f_{2}$ <br> $(\mathrm{GHz})$ | $f_{2}-f_{1}$ <br> $(\mathrm{GHz})$ | $f_{2}+f_{1}$ <br> $(\mathrm{GHz})$ | IIP2 <br> $(\mathrm{dBm})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IB | IB | 30 | 31 | 60 | 62 | 1 | 61 | 3.5 |
| IB | IB | 21 | 43 | 42 | 86 | 22 | 64 | 3.8 |
| IB | IB | 20 | 21 | 40 | 42 | 1 | 41 | 4.2 |
| OB | IB | 16 | 34 | 32 | 68 | 18 | 50 | 20.5 |
| OB | IB | 12 | 37 | 24 | 74 | 25 | 49 | 31.5 |
| OB | IB | 12 | 25 | 24 | 50 | 13 | 37 | 22.6 |
| OB | IB | 10 | 32 | 20 | 64 | 22 | 42 | 22.8 |
| OB | OB | 10 | 15 | 20 | 30 | 5 | 25 | 28 |

and the $2 f_{1}, 2 f_{2}$ components are -56 and -76 dBm , respectively. This power level can be easily handled by the mixer and IF amplifier and these components will be filtered out in baseband by the modem. If the two components fall within the RF band of interest, then they cannot be filtered out. In this case, -76 dBm interferer level is 9 dB higher than the noise floor for a 400 MHz bandwidth signal $\left(\mathrm{P}_{\mathrm{in}}=-174 \mathrm{dBm}+3.5+86=-84.5 \mathrm{dBm}\right)$ and will degrade the system EVM.

Another case is done by having interferers at $9.16 \mathrm{GHz}\left(f_{1}\right)$ and $9.33 \mathrm{GHz}\left(f_{2}\right)$, which generate the third-harmonic components at $27.48 \mathrm{GHz}\left(3 f_{1}\right)$ and $27.99 \mathrm{GHz}\left(3 f_{2}\right)$. An interferer power of -4 dBm generates an $\mathrm{OP}_{\text {tones }}$ of -39.9 dBm and an IM3 level of -110 dBm at 26.97 GHz . In the case of -20 dBm input interferer, an $\mathrm{OP}_{\text {tones }}$ of -85.8 dBm is generated and is comparable to the noise floor for a 400 MHz bandwidth signal. Also, the generated $\mathrm{OP}_{\text {tones }}$ is much lower than the noise floor for a -30 dBm signal and has no effect. This shows that the 3-pole elliptic filter in the LNA does reduces the out-of-band 2nd and 3rd order effects and inter-modulation products.

Another interferer scenario to consider is with the IIP2 effect. In this case, two interferers ( $f_{1}$ and $f_{2}$ ) results in $f_{2}-f_{1}$ or $f_{2}+f_{1}$ components and these can be located in-band or out-of-band. Table 4.3 summarizes some frequency scenarios. It is seen that the simulated IIP2 is $3.5-4 \mathrm{dBm}$ for in-band signals, and $20-30 \mathrm{dBm}$ for out-of-band signals, again showing the LNA filtering effect. The in-band IIP2 can be greatly improved in the future by using a differential amplifier.

Table 4.4: Comparison with State-of-the-art Wideband LNA

| Ref. | Tech. | BW <br> $(\mathrm{GHz})$ | Peak Gain <br> $(\mathrm{dB})$ | $\mathrm{NF}(\mathrm{dB})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ | FoM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[19]$ | $0.25-\mu \mathrm{m}$ <br> SiGe | $25-34$ | 26.4 | $2.1-3.5$ | 134 | $1-7.1$ |
| $[20]$ | $65-\mathrm{nm}$ <br> CMOS | $15.8-30.3$ | 10.2 | $3.3-5.7$ | 12.4 | $2.9-10.4$ |
| $[21]$ | $0.25-\mu \mathrm{m}$ <br> SiGe | $29-37$ | 28.5 | $3.1-4.1$ | 80 | $4.6-8.1$ |
| $[22]$ | $45-\mathrm{nm}$ <br> CMOS SOI | $24-44$ | 20 | $4.2-5.5$ | 58 | $2.6-6.5$ |
| This <br> work | 22-nm <br> CMOS SOI | $24-43$ | 23 | $3.1-3.7$ | 20.5 | $19.7-21.9$ |



Figure 4.17: SSB receiver dc power breakdown.

Table 4.4 compares this LNA with state of the art wideband LNAs. It is observed that this work demonstrates state-of-the-art gain, NF, bandwidth and power consumption. The achieved FoM are very high compared to previous results and show the advantages of deep-CMOS SOI technology. The LNA also has a high in-band IIP3 in the $23-29 \mathrm{GHz}$ range ( -13.2 to -16 dBm ).

### 4.4.3 SSB Receiver: Gain, NF, IP1dB and LO Feedthrough

Fig. 4.17 presents the power breakdown of the $20-44 \mathrm{GHz}$ receiver, with a total dc power of 70 mW . The receiver measurements are shown in Fig. 4.18a-c. For the conversion gain measurements, the IF is fixed at 16 GHz , and the RF bandwidth is split into two bands: The first band has $f_{\mathrm{RF}}=16.1-50 \mathrm{GHz}$ with $f_{\mathrm{LO}}=0.1-34 \mathrm{GHz}$. The second band has $f_{\mathrm{RF}}=0.1-15.9 \mathrm{GHz}$ with


Figure 4.18: Measured (a) conversion gain and $\mathrm{S}_{11} / \mathrm{S}_{22}$ of the $20-44 \mathrm{GHz}$ SSB receiver; (b) IRR and NF; (c) IP1dB and dynamic range.
$f_{\mathrm{LO}}=15.9-0.1 \mathrm{GHz}$. In both cases, the LO power input to the chip is set at -10 dBm . It should be mentioned that when $f_{\mathrm{RF}}=32 \mathrm{GHz}$, a slightly different IF is used and this does not affect the


Figure 4.19: Measured (a) conversion gain and (b) IP1dB versus IF amplifier gate bias.
results.
The measured peak conversion gain is 28.5 dB and is $>24 \mathrm{~dB}$ at $20-44 \mathrm{GHz}$. The CG is $<$ -20 dB at $<15 \mathrm{GHz}$ due to the filtering LNA response. At $20-44 \mathrm{GHz}$ band, the measured IRR is $>75 \mathrm{~dB}$ (Fig. 4.18b). Both the input and output ports are well matched. The measured SSB receiver NF is $3.3-5 \mathrm{~dB}$ at $20-44 \mathrm{GHz}$, and the IP1dB is $-25 /-26.8 /-29.5 \mathrm{dBm}$ at $20 / 30 / 40 \mathrm{GHz}$, respectively. Based on the measured NF and IP1dB, and for a reference 1 kHz bandwidth signal and an SNR of 0 dB , the calculated dynamic range $(\mathrm{DR})$ is higher than 110 dB , as shown in Fig. 4.18c.

Fig. 4.19 presents the measured CG and IP1dB versus the IF amplifier gate bias, and 8 dB of gain control is achieved. At the lowest gain setting, the IP1dB can be improved by $\sim 9 \mathrm{~dB}$ and the NF is nearly not affected.

Fig. 4.20 presents the measured LO leakage at the IF port, and as discussed before, the severe case occurs when $f_{\mathrm{RF}}=31-33 \mathrm{GHz}$ and $f_{\mathrm{LO}}=16 \mathrm{GHz}$. The measured LO power at the IF port is $<-30 \mathrm{dBm}$ at $15-17 \mathrm{GHz}$. For this case, the measured SSB receiver gain and NF are 25 dB and 4 dB , respectively, and the output noise spectrum at the IF port has a level of $-145 \mathrm{dBm} / \mathrm{Hz}$. For an SNR of 25 dB (needed for an EVM $<-25 \mathrm{~dB}$ ), the signal power level at the IF port is $-120 \mathrm{dBm} / \mathrm{Hz}$, and a 2 GHz bandwidth signal, these translate to an output noise and signal power


Figure 4.20: Measured LO power at the IF port.


Figure 4.21: Output spectrum for different cases: (a) $\mathrm{RF}=31-33 \mathrm{GHz}, \mathrm{LO}=16 \mathrm{GHz}$; (b) $\mathrm{RF}=31.9-32.1$ $\mathrm{GHz}, \mathrm{LO}=16 \mathrm{GHz}$; (c) $\mathrm{RF}=31.9-32.1 \mathrm{GHz}, \mathrm{LO}=16.5 \mathrm{GHz}$; (d) $\mathrm{RF}=31.9-32.1 \mathrm{GHz}, \mathrm{LO}=15.5 \mathrm{GHz}$.
levels of -52 and -27 dBm , respectively. The LO leakage level is therefore comparable with the IF signal power, and LO leakage cancellation is required Fig. 4.21a. If the signal bandwidth is 200 MHz (RF: 31.9-32.1 GHz) and LO is still at 16 GHz , as shown in Fig. 4.21b, then the signal power is -37 dBm , which is lower than the LO leakage level and cancellation is essential. But as mentioned in Section II, for this relatively narrowband signal, a suitable LO frequency can always be chosen to avoid any LO leakage in the IF band, as shown in Figs. 4.21c-d.


Figure 4.22: (a) EVM measurement setup. Measured $\mathrm{EVM}_{\mathrm{rms}}$ for different symbol rates, different modulation and 10 dB backoff from IP1dB at (b) 28 GHz ; (c) 39 GHz .

### 4.4.4 SSB Receiver: Complex Modulation

The error vector magnitude (EVM) measurements are carried at $f_{\mathrm{RF}}=28 \mathrm{GHz}$ and $f_{\mathrm{RF}}=39$ GHz with different bandwidths and modulation waveforms. Fig. 4.22a presents the measurement setup: A Keysight M8195A arbitrary waveform generator is used to generate a modulated waveform (16QAM/64QAM) at a carrier frequency of 5 GHz . This waveform is then upconverted to 28 GHz (or 39 GHz ) using a single-sideband up-conversion mixer with $>35 \mathrm{~dB}$ image rejection, and the RF signal is fed to the wideband receiver. The input signal level is set to be $>40 \mathrm{~dB}$ than the measurement-system output noise (at $100 \mathrm{MHz}-1 \mathrm{GHz}$ bandwidth) so as to limit the SNR contribution to the EVM at $<1 \%$. Also, the input signal level is always lower than

Table 4.5: Measured Constellation with 2 GHz Bandwidth of 10 dB Backoff

| Constellation |  |  |
| :---: | :---: | :---: |
| Carrier Frequency | 28 GHz | 39 GHz |
| EVM/Data Rate | $3.59 \% / 12 \mathrm{Gbps}$ | $3.77 \% / 12 \mathrm{Gbps}$ |
| Thru EVM | 3.44\% | 3.1\% |

IP1dB -10 dB so as not to compress the DUT (SSB receiver), and therefore, the maximum RF signal level allowed at the SSB RF port is around -38 dBm . The receiver output is fed directly to a real-time scope (DSO-Z632A) running the Keysight VSA 89600 software for demodulation. The DSO scope results in an EVM of $<0.8 \%$ for 200 MHz waveforms even at an input power of -40 dBm . The measurement system EVM floor is between $1.2 \%$ and $1.6 \%$ at 28 GHz and 39 GHz for 200 MHz waveform bandwidth, and is measured using a short transmission line on a test chip (a thru), and includes the LO phase noise contribution of the transmit side. The system EVM increases linearly with modulation bandwidth indicating an SNR-limited system. Also, the equalizer function in the VSA software is used during the EVM measurements.

Fig. 4.22b and c present the measured SSB receiver EVM versus waveform bandwidth and modulation type at 28 and 39 GHz . It is seen that the SSB receiver EVM is very close to the system-level EVM. Table 4.5 presents the measured at 2 GHz constellations at 28 GHz and 39 GHz for a 64QAM waveform and root-mean-square filtering factor $\alpha=0.35$, resulting in a PAPR=7.7 dB. The measured $E V M_{\mathrm{rms}}$ is $3.59 \%$ and $3.77 \%$ at 28 and 39 GHz , respectively, and are close to the thru measurements.

Table 4.6 compares the $20-44 \mathrm{GHz}$ SSB receiver with start-of-art receivers. This work achieves the best performance in terms of the NF and image rejection.

Table 4.6: Comparison with Previous Wideband Receivers

| Ref. | Tech. | $f_{0}$ <br> $(\mathrm{GHz})$ | RF BW <br> $(\mathrm{dB})$ | Peak Gain <br> $(\mathrm{dB})$ | $\mathrm{NF}(\mathrm{dB})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ | IIR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[54]$ | $0.18-\mu \mathrm{m}$ <br> SiGe | 24 | N.A | 30 | $>5.6$ | 21.5 | 36 dB |
| $[55]$ | $0.13-\mu \mathrm{m}$ <br> SiGe | 27 | $24-30$ | 39.5 | 4.2 | 1270 | 18 dB |
| $[56]$ | $0.12-\mu \mathrm{m}$ <br> SiGe | 25 | $10-40$ | 39 | $6.8-9.5$ | 232 | $\mathrm{~N} . \mathrm{A}$ |
| $[57]$ | $0.13-\mu \mathrm{m}$ <br> SiGe | 30 | $25-45$ | 21 | 6 | $\mathrm{~N} . \mathrm{A}$ | $>30 \mathrm{~dB}$ |
| $[58]$ | $45-\mathrm{nm}$ <br> CMOS SOI | 34 | $24-44$ | 35.2 | $3.2-6.1$ | 60 | $>32 \mathrm{~dB}$ |
| $[59]$ | $0.18-\mu \mathrm{mm}$ <br> SiGe | $24 / 31$ | N.A | $21 / 18$ | $8 / 9.5$ | 60 | $27 / 57 \mathrm{~dB}$ |
| This | $22-\mathrm{nm}$ <br> work | 32 | $20-44$ | 28.5 | $3.3-5$ | 70 | $>75 \mathrm{~dB}$ |

### 4.5 Conclusion

This chapter presented a wideband image rejection receiver that covers the $22-44 \mathrm{GHz}$ millimeter-wave 5G band in 22-nm CMOS SOI. The LNA presents a flat gain response at 24-29 GHz and $37-43 \mathrm{GHz}$ with a low noise figure and high linearity performance. A very high tolerance to the out-of-band interferers is observed, which helps to remove the lossy passive filters between the antenna and the LNA. The LNA realized a peak gain of 23 dB and $\mathrm{NF}<4 \mathrm{~dB}$ at $20-45 \mathrm{GHz}$ with $\mathrm{P}_{\mathrm{dc}}$ of 20.5 mW , which creates a record FoM compared to the other state-of-art LNAs. The SSB receiver has a maximum small-signal gain of 28.5 dB and maintains $>24 \mathrm{~dB}$ gain at 20-44 GHz with $\mathrm{P}_{\mathrm{dc}}$ of 70 mW . The receiver NF is $<5 \mathrm{~dB}$ over the whole band, with an IRR of $>75 \mathrm{~dB}$. The wideband responses, low NF and high IRR makes it suitable for 5 G communication systems.

### 4.6 Acknowledgment

This work was supported by the Analog Devices, Samsung Electronics and Global Foundries.

The material in this chapter have been published in the following papers and the dissertation author was the first author of this material.
L. Gao, Q. Ma, and G. M. Rebeiz, "A 20-44 GHz image rejection receiver with $>75 \mathrm{~dB}$ image rejection ratio in 22-nm CMOS FD-SOI for 5G applications," IEEE Trans. Microwave Theory and Techn., Accepted. Early Access, Mar. 2020.
L. Gao, and G. M. Rebeiz, "A 24-43 GHz LNA with 3.1-3.7 dB noise figure and embedded 3-pole elliptic high-pass responses for 5G applications in 22nm FDSOI," in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 239-242, Jun. 2019.

## Chapter 5

## Design of 20-42 GHz IQ Receiver in 22-nm CMOS FD-SOI for 5G Applications

### 5.1 Introduction

There is a growing interest for utilizing millimeter-wave bands for 5 G communication systems in recent years. As indispensable building blocks in the transceivers, wideband PA, LNA, VGA have been investigated. And wideband quadrature receivers also have been explored [56-58, 62-64]. The bottleneck in the wideband IQ transceiver is the generation of low amplitude/phase mismatch wideband differential IQ LO. Typically, there are several popular methods. The first one is to use divide-by-two circuits with a VCO running at twice of the LO frequency [65], which increases the design complexity and degrades the LO performance due to the two time higher operating frequency. The second one is to use $90^{\circ}$ coupler. But it is hard to cover wideband since the $90^{\circ}$ transmission line only valid in a small frequency range. Phase and gain mismatch increases when operating frequency is beyond the range [66,67]. The third method is to employ poly-phase filter (PPF). For a $66 \%$ fractional bandwidth application, two stages PPF is required, which results in high loss $[68,69]$. Therefore, it is still a challenge to design wideband IQ with


Figure 5.1: Wideband IQ receiver topology.
low loss and low amplitude/phase mismatch.
This chapter presents a low-IF wideband IQ receiver, which covers both 28 GHz and 39 GHz 5 G band. The wideband IQ is generated by a quadrature allpass filter (QAF) network with low amplitude and phase mismatch, which ensure the whole receiver maintain a low IQ mismatch. The entire receiver realizes a peak CG of 22.3 dB with NF of 5.2-7 dB and IP1dB of -25 dBm .

### 5.2 Design

Fig. 5.1 shows the topology of the wideband IQ receiver. It includes a wideband low noise variable gain amplifier, which covers $20-50 \mathrm{GHz}$ with low noise figure (NF). When the gain is reduced, the IP1dB is improved, and therefore improve the receiver linearity. After the LNVGA, a wideband double-balance mixer down converts the signal to IF. The IF section includes lowpass filters and IF amplifiers, which works at DC-6 GHz. The LO chain includes a wideband balun, which converts the single-end external LO to differential and then feeds the differential LO to wideband LO drivers. After that, a wideband QAF is used to generate the differential IQ LO to drive the active IQ mixer. This receiver is implemented in the Global Foundries 22-nm FD-SOI process.


Figure 5.2: Schematic of proposed LNVGA.
Table 5.1: LNVGA Component Values

| $L_{1}$ | $L_{2}$ | $L_{3}$ | $L_{4}$ | $L_{5}$ | $L_{6}$ | $L_{7}$ | $L_{8}$ | $L_{9}$ | $L_{10}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 p | 350 p | 70 p | 100 p | 400 p | 20 p | 200 p | 200 p | 110 p | 300 p |
| $L_{11}$ | $L_{12}$ | $L_{13}$ | $L_{14}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $k_{1}$ | $k_{2}$ | $R_{1}$ |
| 50 p | 100 p | 300 p | 400 p | 75 f | 250 f | 188 f | -0.2 | 0.55 | $100 \Omega$ |

### 5.2.1 LNVGA

Fig. 5.2 shows the schematic of the proposed LNVGA, which is a three stage amplifier. The first stage is an inductor source degeneration common source amplifier for lowest NF operation and the second stage is a cascode amplifier, which is used to implement the gain tuning. The third stage is a common source amplifier since it is easier to realize wideband output matching. By using this topology, the effect of gain tuning on NF is reduced since the NF is dominated by the first stage and the following stage noise can be suppressed by the gain of first stage. And for linearity, the cascade input third-order intercept point (IIP3) can be written as

$$
\begin{equation*}
\frac{1}{\mathrm{IIP}_{3, \mathrm{LNA}}}=\frac{1}{\mathrm{IIP}_{3,1}}+\frac{\mathrm{G}_{1}}{\mathrm{IIP}_{3,2}}+\frac{\mathrm{G}_{1} \mathrm{G}_{2}}{\mathrm{IIP}_{3,3}} \tag{5.1}
\end{equation*}
$$

Where IIP $_{3, \mathrm{n}}$ is the $\mathrm{n}^{\text {th }}$ stage IIP3. When $\mathrm{G}_{2}$ is reduced, the $\mathrm{IIP}_{3, \mathrm{LNA}}$ is improved. Therefore, the dynamic range is increased. Since the gain tuning is realized at the second stage, the input and output matching will not be affected by the tuning and therefore it is convenient for


Figure 5.3: Simulated (a) stage 1 load impedance (marked as $Z_{\text {load1 }}$ ); (b) stage 2 load impedance (marked as $Z_{\text {load2 }}$ ).
previous and subsequent stage design.
The transistor width of $\mathrm{M} 1-\mathrm{M} 3$ is $48 \mu \mathrm{~m}$ and the width of M 4 is $60 \mu \mathrm{~m}$. The transistors are biased with a DC current of $6.2 / 6.5 / 7.2 \mathrm{~mA}$. The current density of $0.15 \mathrm{~mA} / \mu \mathrm{m}$, which locates in the lowest NFmin current density range. In order to realize wideband input matching, a transformer based two stages matching network is used, which can generate two matching poles and board the bandwidth. The output matching is realized by low $Q$ inductor and two stage matching network. Since the previous two stages provide enough gain, the effect of low $Q$ load to NF is reduced. In order to cover the whole 5 G band, each stage peaks at different frequency. But the peak frequencies need to be considered carefully. For the cascode stage, the noise increases when the gain is reduced. Therefore, to maintain a low NF during gain tuning, the first stage need provide a wideband gain. As shown in Fig. 5.2, the load of first stage is a three inductor network, which is an equivalent model of transformer and therefore exhibits dual peak impedance and provides high gain over a wide bandwidth. Fig. 5.3a shows the simulated first stage load impedance and it can be observed one peak is 27 GHz and the other peak is at 50 GHz . In order to realize gain tuning over $22-44 \mathrm{GHz}$, two peaks are also desired at stage 2 . Otherwise if only one peak is realized, then the gain tuning range will be different at peak frequency and


Figure 5.4: Simulated (a) $S_{21}$; (b) $S_{11}$ and $S_{22}$; (c) NF versus gain tuning; (d) IP1dB versus gain tuning.
other frequency, which results in large ripple in the gain response or even reduce the bandwidth. Therefore, a transformer is used for the load of the tuning stage (cascode stage). Due to the double tuned transformer, the load impedance peaks at two frequencies and their separation can be controlled by the coupling coefficient ( $k$ ). Fig. 5.3b shows the simulated load impedance of the second stage. Similarly, there is one peak at 30 GHz and the other one is at high frequency. Since the peak of stage 1 and stage 2 compensates each other and stage 3 exhibit a wideband flat response due to the low $Q$ load, the three stage overall can realize a flat gain responses. The linearity is limited by last stage, therefore linearity is improved when the gain is reduced.

Fig. 5.4 shows the simulated LNVGA performance. The peak gain is 23.2 dB with 3 -dB bandwidth of $20.5-47 \mathrm{GHz}$ and dc power of 16 mW . The gain tuning range is 8 dB with 4 bit


Figure 5.5: Passive RF balun simulation results.
control. The tuning range can be increased by using a large $V_{\text {tune }}$. The simulated $\mathrm{S}_{11}$ and $\mathrm{S}_{22}$ are $<-10 \mathrm{~dB}$ at $22-48 \mathrm{GHz}$. At highest gain state, the NF is $2.4-3.2 \mathrm{~dB}$ at $20-45 \mathrm{GHz}$. At lowest gain state, the NF is 3-3.7 dB. The IP1dB is around -24 dBm at highest gain state. When the gain is reduced to lowest gain state, the IP1dB is increased to around -17 dBm . Thus, during the gain reducing procedure, the NF just increases 0.6 dB but the IP 1 dB is improved by 7 dB . Therefore, the dynamic range is increased. Since the OP1dB is limited by last stage, the OP1dB is nearly fixed, which does have not linearity effect of the following stage.

### 5.2.2 LO Chain and Mixer

After the LNA, a wideband passive balun converts the single-end signal to differential and feed to the IQ mixer. The balun is implemented by using QA and QB layer as its primary and secondary coil with both width of $4 \mu \mathrm{~m}$. Then a series cap and a shunt cap are added to the primary and secondary stage to balance the amplitude and phase. The simulated insertion loss of the balun is $<2.4 \mathrm{~dB}$ at $20-50 \mathrm{GHz}$, as shown in Fig. 5.5.

The LO is provided externally and it is fed to a passive balun first. The RF is 22-44 GHz and the IF is first fixed at 2 GHz , results in a LO of $20-42 \mathrm{GHz}$. Therefore, a similar wideband passive balun is used. The differential LO is then amplified by LO driver amplifier. In


Figure 5.6: (a)-(c) Type I-III inverter amplifier structure; (d) Simulated results of these three type amplifiers.
order to cover the wideband frequency range, inverter amplifier is adopted due to its wideband characteristic and simple structure, as shown in Fig. 5.6a. However, due to the parasitic cap, the gain decreases at high frequency. And the dominate pole is at the input node due to the miller effect, which increases the input shunt cap by $A_{\mathrm{V}} C_{\mathrm{gd}}$. In order to extend the bandwidth, a series inductor can be added at the input node (Fig. 5.6b). The series inductor can resonant out the input node cap and therefore can extend the bandwidth. And the gain can be derived as [70]

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\mathrm{in}}} \approx \frac{1}{1+s^{2} L_{1}\left(C_{\mathrm{gsn}}+C_{\mathrm{gsp}}\right)} \times \frac{1-R_{\mathrm{f}}\left(g_{\mathrm{mn}}+g_{\mathrm{mp}}\right)}{1+s R_{\mathrm{f}}\left(C_{\mathrm{gdn}}+C_{\mathrm{gdp}}\right)} \tag{5.2}
\end{equation*}
$$

where $g_{\mathrm{m}}, C_{\mathrm{gs}}$ and $C_{\mathrm{gd}}$ are the transconductance, gate-source and gate-drain capacitance


Figure 5.7: (a) Schematic of the LO driver amplifier; (b) Simulated results of LO balun and driver amplifier together.
of NMOS/PMOS. Another method to extend the bandwidth is to add the inductor at the gate of NMOS or PMOS, as shown in Fig. 5.6c, which resonant out the parasitic cap of NMOS and also can extend the bandwidth. Fig. 5.6d shows the simulated results of the three type inverter amplifiers. The original one has a $1-\mathrm{dB}$ bandwidth of 24 GHz . The $1-\mathrm{dB}$ bandwidth is extended to 35 GHz with type II structure and to 48 GHz with type III structure. Therefore, type III is used for the LO driver amplifier.

Fig. 5.7a shows the schematic of the LO driver amplifier. It is a two stage type III inverter-based amplifier. The PMOS transistor size is 1.4 times larger than the NMOS to balance the gm. Fig. 5.7 b shows the simulated LO balun and driver amplifier result. The gain is $11.5 \pm 1$ dB at $20-50 \mathrm{GHz}$ and there is a gain peaking at 52 GHz , which is generated by $L_{3}$. And $L_{3}$ also
improves the output matching. With an input power of -9 dBm , the output power is around 1 dBm with dc power consumption of 22.6 mW .

After the driver amplifier, the differential LO is fed into a wideband differential IQ generation network, as shown in Fig. 5.8a and the IQ mismatch will affect the image rejection ratio, which is expressed in equation (4.1). The phase mismatch of the LO directly will show up at the converted IF signal while the gain mismatch of LO has a smaller effect of converted IF signal. Therefore, the IQ generation network can be optimized for minimum phase mismatch.

The differential IQ generation network in this design is based on quadrature all-pass filter (QAF). $L$ and $C$ resonant at $\omega_{0}$ and the characteristic impedance is $Z_{0}=\sqrt{L / C}=R_{0}$, which results in a network $Q$ of 1 . The transfer function can be written as

$$
\left[\begin{array}{c}
V_{\mathrm{I} \pm}  \tag{5.3}\\
V_{\mathrm{Q} \pm}
\end{array}\right]=V_{\mathrm{in}}\left[\begin{array}{r} 
\pm \frac{\omega^{2}+\omega_{0}^{2}-\frac{2 \omega_{0}}{Q} j \omega}{\omega^{2}-\omega_{0}^{2}-\frac{2 \omega_{0}}{Q} j \omega} \\
\pm \frac{\omega^{2}+\omega_{0}^{2}+\frac{2 \omega_{0}}{Q} j \omega}{-\omega^{2}+\omega_{0}^{2}+\frac{2 \omega_{0}}{Q} j \omega}
\end{array}\right]
$$

Based on equation (5.3), the $\left|V_{\mathrm{I} \pm}\right|=\left|V_{\mathrm{Q} \pm}\right|$ is realized for any $\omega$ and orthogonal phase splitting is realized at $\omega=\omega_{0}$ with $Q$ of 1 and two poles locate at the same frequency. The two poles can be split by using a lower network $Q$. An issue of this QAF is that I/Q errors are sensitive to the load capacitance $\left(C_{\mathrm{L}}\right)$, which comes from the gate capacitance of next stage. In order to mitigate the effect of $C_{\mathrm{L}}$, low $Q$ network can be used [17,71]. As shown in Fig. 5.8a, series resistor is added in the high $Q$ branch, which can reduce the gain mismatch with the expense of higher loss but it nearly does not help with the phase mismatch. Fig. 5.8 b shows the simulated phase and gain mismatch with the following three cases: $C_{\mathrm{L}}=0$ and $R=0 ; C_{\mathrm{L}}=40 \mathrm{fF}$ and $R=0 ; C_{\mathrm{L}}=40 \mathrm{fF}$ and $R=50 \Omega$. It can be observed that when $C_{\mathrm{L}}=0$ and $R=0, \omega_{0}=35 \mathrm{GHz}$. There is no gain mismatch as expected and the phase mismatch is $<5^{\circ}$ at $22.6-52.7 \mathrm{GHz}$. When the 40 fF load capacitance is

(a)

(b)

(c)

(d)

Figure 5.8: (a) Schematic of traditional QAF; (b) Simulated amplitude and phase mismatch of the QAF for different cases; (c) Modified QAF; (d) Simulated amplitude and phase mismatch.
added, $\omega_{0}$ is shift to 25.3 GHz . The gain mismatch is $2-4.4 \mathrm{~dB}$ at $20-50 \mathrm{GHz}$ and phase mismatch is $<5^{\circ}$ at 17.7-34.2 GHz. Therefore, the load cap decreases the bandwidth and also increases the amplitude/phase mismatch. By adding series $R$ for $L$ and $C$, the gain mismatch is reduced to 1


Figure 5.9: (a) Schematic double balance IQ down conversion mixer; (b) Simulated CG versus $L_{2}$; (c) Simulated IP1dB versus $L_{2}$.
dB and phase mismatch is $<5^{\circ}$ at $17-41.3 \mathrm{GHz}$. However, the voltage gain is greatly reduced due to the extra R. In order to reduce the loss, a compensation network can be added instead of R, as shown in Fig. 5.8c. Fig. 5.8d shows the simulated results. The gain is simulated together with LO balun and driver since the balun also introduces mismatch between positive and negative branch. The simulated voltage gain is $10-15 \mathrm{~dB}$ at $20-55 \mathrm{GHz}$. The gain mismatch is $<0.6 \mathrm{~dB}$ and phase mismatch is $<5^{\circ}$.

Usually low IF or direct down receivers employ passive mixer due to its low flicker noise. However, the application will be limited to narrow band since passive mixer requires rail to rail
swing at the gate, which dramatically increases the power consumption. Moreover, $25 \%$ duty cycle LO is required to avoid LO overlap for differential IQ mixer, which also increases the design complexity. Therefore, active mixer is used in this design. Fig. 5.9a shows the schematic of the double-balance IQ down conversion mixer. A resistor load $\left(R_{2}\right)$ is used due to the low IF frequency. Degenerated resistor $\left(R_{1}\right)$ is added in the $g_{\mathrm{m}}$ stage to improve the linearity and also help the input matching. In order to improve the conversion gain at high frequency, a series inductor $L_{2}$ is inserted between the $g_{\mathrm{m}}$ stage and the switching quad. The inductor resonant out the parasitic cap, which improves the conversion gain and also improve the noise performance of the mixer. The switching quad transistor size is a key parameter to determine. A large size results in a low overdrive voltage, which makes the switching quad easily to turn on or off. However, a large size also results in a large parasitic cap, which reduces the slew rate. In this design, 20 $\mu \mathrm{m}$ width is used for the switching quad transistors. Fig. 5.9b-c shows the simulated conversion gain and IP1dB versus $L_{2}$, where IF is fixed at 2 GHz . It can be observed that without $L_{2}$, the CG drops when frequency increases. With a larger $L_{2}$, the CG increases and generates a peak. But with a larger $L_{2}$, the IP1dB decreases, especially at high frequency. Taking CG and IP1dB into consideration, 150 pH is chosen for $L_{2}$. The IQ double-balance mixer consumes 27 mW dc power.

### 5.2.3 LPF and IF Amplifier

After the mixer, a LPF is added to suppress the unwanted high frequency tones. In order to improve the roll-off rate, a third-order version is used, as shown in Fig. 5.10a. The IF amplifier is a one stage inverter based amplifier and the gain can be controlled by the tail current and feedback resistor $\left(R_{\mathrm{f}}\right)$. Since the LPF and the IF amplifier directly load the mixer, the input impedance of IF amplifier affects the mixer conversion gain. A larger $R_{\mathrm{f}}$ results in a higher gain, narrower bandwidth and larger input impedance, which will be beneficial to the mixer. However, a larger $R_{\mathrm{f}}$ decreases the IP1dB and limits the linearity. Taking all of these into consideration, $R_{\mathrm{f}}=300 \Omega$


Figure 5.10: (a) Schematic of lowpass filter and IF amplifier; (b) Simulated S-parameters; (c) Simulated gain and IP1dB versus $R_{\mathrm{f}}$.
is chosen. The input impedance can be calculated by

$$
\begin{equation*}
Z_{\mathrm{in}}=\frac{R_{\mathrm{f}}+R_{\mathrm{L}}}{1+\left(g_{\mathrm{mp}}+g_{\mathrm{mn}}\right) R_{\mathrm{L}}} \tag{5.4}
\end{equation*}
$$

With a total gm of 0.04 S , the input impedance is calculated to be $116 \Omega$. Thus, a mixer load resistor of $120 \Omega$ is chosen to make the LPF design easier. Another issue need to be considered is that in order to make the receiver works as low as tens of MHz (limited by the flicker noise), there is no AC coupling cap between the IF amp and mixer. Thus, the DC of the mixer output and the DC of IF amp input must be the same, which is realized by sizing the IF amplifier transistors.


Figure 5.11: Simulated noise profile with $\mathrm{RF}=28 \mathrm{GHz}$.


Figure 5.12: Microphotograph of the fabricated IQ receiver chip with core size of $1.8 \times 0.5 \mathrm{~mm}^{2}$.

The LPF lumped element values can be calculated by the following equations

$$
\begin{equation*}
C_{1}=\frac{g_{1}}{R_{0} \omega_{\mathrm{c}}} \quad C_{2}=\frac{g_{3}}{R_{0} \omega_{\mathrm{c}}} \quad L_{1}=\frac{g_{2} R_{0}}{\omega_{\mathrm{c}}} \tag{5.5}
\end{equation*}
$$

where $g_{1}, g_{2}$ and $g_{3}$ are the lowpass prototype elements, $R_{0}$ is the system impedance and $\omega_{t}$ extrmc is the cut-off frequency. The final $C_{1} / C_{2}$ and $L_{1}$ are chosen to be 120 fF and 3 nH , respectively. And the 3 nH inductor is realized by routing at LB/QB/QA layer with a compact size of $60 \times 60$ $\mu \mathrm{m}^{2}$. Fig. 5.10b presents the simulated LPF and IF amplifier responses together. The peak gain is 7.9 dB with $1-\mathrm{dB} / 3-\mathrm{dB}$ bandwidth of $5.1 / 8.1 \mathrm{GHz}$. $\mathrm{S}_{21}<-23 \mathrm{~dB}$ when frequency is larger than 22 GHz , which means the LO leakage is suppressed at least $23 \mathrm{~dB} . \mathrm{S}_{11}$ and $\mathrm{S}_{22}$ are well matched. The LPF insertion loss is $<0.4 \mathrm{~dB}$ when frequency is smaller than 2 GHz . The total simulated IP1dB is -5.4 dBm and can be improved by switching the $R_{\mathrm{f}}$ to a lower value (Fig. 5.10c).

### 5.2.4 Entire Receiver

The entire receiver one channel gain is 24.5 dB and IP1dB is -27 dB . With frequency moves from $22-44 \mathrm{GHz}$, the NF has a trend of increasing due to the image folding. The lowest IF frequency is limited by the flicker noise and the simulated noise profile is shown in Fig. 5.11. It can be observed the flicker noise corner is around 50 MHz .

### 5.3 Measurements

Fig. 5.12 shows the micro-photograph of the fabricated receiver chip. The chip core area is $0.9 \times 1 \mathrm{~mm}^{2}$. All measurements including NF and linearity were performed using on-chip probing and the Keysight N5247B network analyzer (PNA-X) and signal generator. The total power consumption is 102 mW .

Fig. 5.13a shows the measured conversion gain and input/output matching. The IF is fixed at 2 GHz . The measured IP channel peak conversion gain is 22.3 dB with 3 dB bandwidth of $19.5-42 \mathrm{GHz}$, which covers the whole millimeter-wave 5 G band. The $\mathrm{S}_{11}$ is $<-10 \mathrm{~dB}$ at 19-50 GHz and the $\mathrm{S}_{22}$ is $<-10 \mathrm{~dB}$ at DC-10 GHz. Fig. 5.13b shows the measured NF and IP1dB. The measured single-sideband NF is 5.2-7 dB at $20-45 \mathrm{GHz}$. When RF frequency is larger than 24 GHz , the image rejection is smaller than 3 dB , the noise at the image band is directly folded into the desired IF, which greatly increase the NF (by 2-3 dB). If the output of the receiver is combined and the image is rejected, the NF will below 5 dB . The measured IP1dB is -26 to -23 dBm at $20-45 \mathrm{GHz}$ with IIP3 of around -15 dBm (measured with $\Delta f=0.1$ and 1 GHz ).

Fig. 5.14 shows the measured conversion gain error and phase error between the I and Q channels, where the IF is fixed at 1 MHz in order to reduce the effect of connection cables. It can be observed the gain error is $<1 \mathrm{~dB}$ at $20-45 \mathrm{GHz}$ and it is smaller than $<0.3 \mathrm{~dB}$ at $26-30 \mathrm{GHz}$ and $<0.6 \mathrm{~dB}$ at $37-41 \mathrm{GHz}$. The measured phase error is $<5^{\circ}$ at $27-45 \mathrm{GHz}$. Based on equation (1), if the IQ outputs are combined, the image rejection ratio will be larger than 27 dB at $28-45 \mathrm{GHz}$.


Figure 5.13: Measured and simulated (a) conversion gain and input/output matching; (b) NF and IP1dB.


Figure 5.14: Measured gain and phase error between I and $Q$.

Fig. 5.15 shows the measured conversion gain, NF and IP1dB versus gain control. By turning on the current steering of LNVGA, the receiver conversion gain can realize 7-9 dB control at 20-42 GHz. At the lowest gain state, the NF just increases 1.2 dB , but the IP1dB increases


Figure 5.15: Measured (a) CG; (b) NF; (c) IP1dB; (d) IIP3 versus gain tuning.
by 5.2 dB . If more gain and linearity tuning range is required, the IF amplifier can be designed with switched feedback resistors instead of a fixed feedback resistor. Since the amount of IP1dB improvement is larger than amount of NF deterioration, the dynamic range increases with the receiver gain decreasing. Fig. 5.16 shows the measured results when RF is fixed while IF is changed. The measured IF 3-dB bandwidth is 5.7 GHz .

Table 5.2 compares the proposed wideband IQ receiver with start-of-art receivers. The power consumption is not included in the table since the non-core blocks vary in each design. This design has a relative lower gain which is because each channel is a single-end output. If the differential is calculated, the gain can be improved by 6 dB , which is comparable with other designs. As mentioned before, the NF is SSB NF, if the output is combined and the image noise is excluded, the NF will be smaller than 5 dB , which achieves the lowest NF.


Figure 5.16: Measured and simulated CG versus IF frequency.
Table 5.2: Comparison with Previous Wideband IQ Receivers

| Ref. | Tech. | $f_{0}$ <br> $(\mathrm{GHz})$ | RF BW <br> $(\mathrm{dB})$ | CG <br> $(\mathrm{dB})$ | NF (dB) | IP1dB <br> $(\mathrm{dBm})$ | LO | Size <br> $\left(\mathrm{mm}^{2}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[56]$ | $0.12-\mu \mathrm{m}$ <br> SiGe | 25 | $10-40$ | 36 | $6.8-9.5$ | -33 | Ex. Se | N.A |
| $[57]$ | $0.13-\mu \mathrm{m}$ <br> SiGe | 35 | $25-45$ | 21 | $5-7$ | -26 to <br> -20 | Ex. Se | 2.5 |
| $[58]$ | $45-\mathrm{nm}$ <br> SOI | 34 | $24-44$ | 35.2 | $3.2-6.1^{*}$ | -27 | Ex. <br> Diff | 0.76 |
| $[62]$ | 65-nm <br> CMOS | 24 | N.A | 28.3 | $5^{*}$ | -28 | Ex. <br> Diff | N.A |
| $[63]$ | $22-n m$ <br> SOI | 28 | N.A | 37.5 | $3.5^{*}$ | -31 | Ex. Se | 0.1 |
| $[64]$ | 65-nm <br> CMOS | 28 | $26.5-$ | 29.5 | $5.3^{*}$ | -28 | Ex. Se | 0.65 |
| This |  |  |  |  |  |  |  |  |
| work | 22-nm <br> SOI | 31 | $19.5-41$ | 22.3 | $5.2-7$ | -26 to | Ex.Se | 0.9 |

* NF is measured with image-rejection.


### 5.4 Conclusion

This chapter presented a wideband IQ receiver that covers $24-42 \mathrm{GHz}$ millimeter-wave 5G band. Three stage 22 dB gain wideband LNVGA ensure low NF for the whole receiver. A modified QAF network is used to generate wideband low mismatch IQ for mixer. The whole
receiver has a measured peak gain of 22.3 dB with 3 dB bandwidth of 22 GHz . And the gain can be adjusted by the LNVGA for 7-9 dB. The measured SSB NF is 5.2-7 dB and the IP1dB is around -25 dBm . The measured gain and phase mismatch is $<1 \mathrm{~dB}$ and $5^{\circ}$. The wideband responses and low NF makes it attractive for 5G communication.

### 5.5 Acknowledgment

This work was supported by Samsung Electronics, and Global Foundries.
Chapter 5, is in full, will be submitted for publication of the material as it may appear in: L. Gao, and G. M. Rebeiz, "Design of 20-42 GHz IQ receiver in 22-nm CMOS FD-SOI for 5G application", IEEE Trans. Microw. Theory Techn., in preparation (to be submitted June 2020). The dissertation author was the first investigator and first author of this material.

## Chapter 6

## Design $E-/ W$-Band LNA in GF 22-nm CMOS FD-SOI and 45-nm CMOS SOI

### 6.1 Introduction

The rapid scaling of CMOS technology in recent years has enabled low-cost and largescale millimeter-wave systems, such as 60 GHz phased-arrays, 77 GHz automotive radars, and 94 GHz imaging systems. Advanced nodes of silicon-on-insulator (SOI) CMOS technology in 45-nm RF-SOI, 32-nm SOI and 22-nm fully-depleted (FD) SOI, has resulted in a $f_{\mathrm{t}} / f_{\max }>240$ GHz , which has enabled low power operation at millimeter-wave frequencies.

A high-performance low-noise amplifier (LNA) determines the receiver noise figure (NF) and is an indispensable component in high-sensitivity receivers. Common-source (CS) amplifiers with source degeneration are used extensively at $0.1-30 \mathrm{GHz}$ for simultaneous gain and NF match. However, the degeneration inductor reduces the amplifier gain, which is acceptable up to 30-40 GHz due to the high intrinsic transistor gain. As frequency increases, the common-source is replaced by a cascode amplifier since it results in a higher gain per stage [72]- [73]. At $E$ - and $W$-band frequencies, multi-stage designs are also used [74-97] at the expense of added power
consumption. Most previous works in $E$ - and $W$-band LNAs consume more than 20 mW of dc power to realize around 20 dB gain. Since phased-arrays require a very large number of elements at $E$ - and $W$-band (1000-10,000 elements), a savings of 10 mW per LNA will reduce to system power consumption by $10-100 \mathrm{~W}$, greatly reducing the excess generated heat and improving the system performance. Therefore, it is essential to build a low-power LNA while still maintaining a low NF and high gain.

Another important application at $W$-band is imaging systems, where the temperature sensitivity and resolution are related to the receiver NF and bandwidth [86]. For multi-stage amplifiers, the bandwidth is usually limited by the parasitic capacitance at each node, and past publications have proposed various transformer structures for wideband operation [80], [81], [85]. Unfortunately, most of reported bandwidths are smaller than 30 GHz and are achieved at the cost of relatively high dc power.

In this section, we will present high performance $E$ - and $W$-band LNAs based on GF 22-nm and $45-\mathrm{nm}$ CMOS SOI. For the $E$-band design, the target is low power consumption (9 $\mathrm{mW})$, high gain ( 20 dB ) and low NF ( 4.6 dB ), while the $W$-band design focuses on wideband applications.

## 6.2 $E-/ W$-Band LNA in GF 22-nm CMOS FD-SOI

### 6.2.1 Technology and Transistor Characterization

The LNAs are implemented in GF 22-nm CMOS FD-SOI process, which provides 10 copper metal layers with an additional $3.4 \mu \mathrm{~m}$ top aluminum metal, as shown in Fig. 6.1a. And Fig. 6.1b presents a cross section of the NMOSFET. The device layer is fully depleted and is located inside a buried oxide (BOX) layer, which isolates the device from the lossy substrate (7 $\Omega-\mathrm{cm})$ and also decreases parasitic capacitances. There is also a back-gate (BG) node, which can


Figure 6.1: (a) 22-nm FD-SOI process stack; (b) Cross section of an n-channel MOSFET; (c) Transistor layout for $W=20 \mu \mathrm{~m}$.
be used to control the threshold voltage. The threshold voltage is expressed as

$$
\begin{equation*}
V_{\mathrm{th}}=V_{\mathrm{t} 0}+\gamma\left(\sqrt{\left|2 \phi_{\mathrm{f}}+V_{\mathrm{SB}}\right|}-\sqrt{2 \phi_{\mathrm{f}}}\right) \tag{6.1}
\end{equation*}
$$

and when $V_{\mathrm{BG}}$ is increased, $V_{\mathrm{th}}$ decreases, and this allows a reduction of $V_{\mathrm{dd}}$ while maintaining the same dc bias current, resulting in low dc power consumption. However, since this was one of the early 22 FDX tapeouts and the body-substrate model (capacitance and resistance to substrate) was not valid at mm-wave frequencies, the body is shorted to ground and the body bias was not used.

For LNA design, the first consideration is to realize the lowest possible NF. This 22FDX process provides several types of transistors and the super-low-V-threshold NMOS (slvtnfet) is

Table 6.1: Sheet Resistance and Routing Width for M1-C5

| Layer | M1 | M2 | C1-C5 |
| :---: | :---: | :---: | :---: |
| Sheet Resistance $(\Omega / \mathrm{sq})$ | 0.616 | 0.603 | 0.443 |
| Maximum Routing Width $(\mu \mathrm{m})$ | 1.7 | 1.7 | 4.1 |



Figure 6.2: (a) 22-nm FD-SOI process stack; (c) Transistor layout for $W=20 \mu \mathrm{~m}$.
used in this design due to its low $\mathrm{NF}_{\min }$. The $\mathrm{NF}_{\text {min }}$ is expressed as [98]:

$$
\begin{equation*}
\mathrm{NF}_{\min }=1+2 \pi f K C_{\mathrm{gs}} \sqrt{\frac{R_{\mathrm{g}}+R_{\mathrm{s}}}{g_{\mathrm{m}}}} \tag{6.2}
\end{equation*}
$$

where $K$ is constant value, $C_{\mathrm{gs}}, R_{\mathrm{g}}, R_{\mathrm{s}}$ and $g_{\mathrm{m}}$ are the gate-source capacitance, gate resistor, source resistor and transconductance, respectively. To achieve a low $\mathrm{NF}_{\min }, R_{\mathrm{g}}$ must be reduced to a minimum. Fig. 6.1c presents the layout of a $W=20 \mu \mathrm{~m}$ NMOS-transistor, which is realized using four transistor cells each with width of $5 \mu \mathrm{~m}$ composed of 10 fingers ( $0.5 \mu \mathrm{~m}$ wide). The gates of the four transistors are first connected to C3 and C3-C5 are then used to connect the four transistors together. Since the C3-C5 metal layers have lower sheet resistance and wider allowable routing width than M1, as listed in Table 6.1, the gate resistance can be reduced from $18.5 \Omega$ (for the standard $20 \times 1 \mu \mathrm{~m}$ wide transistor and using M1 to connect 20 fingers) to $10.6 \Omega$ (this design).

The transistor foundry models are based on the layout parasitics up to M1, and the metal parasitics from M1 to C1 are simulated using RC extraction and Caliber (Mentor Graphics) and
from C1 to LB are simulated by using full-wave analysis in EMX (Integrand Software). Fig. 6.2a and b presents the extracted $f_{\mathrm{t}}, f_{\max }, \mathrm{MSG}$ and $\mathrm{NF}_{\min }$ versus current density, referenced to the top metal. The maximum $f_{\mathrm{t}}, f_{\max }$ are $250 / 390 \mathrm{GHz}$. The lowest $\mathrm{NF}_{\min }$ is 1.6 and 1.85 dB at 77 and 90 GHz , respectively, at a current density of $0.2 \mathrm{~mA} / \mu \mathrm{m}$. The corresponding $f_{\mathrm{t}} / f_{\max }$ is $220 / 380$ GHz and the MSG is 10.5 and 9.8 dB at 77 and 90 GHz , respectively. To the author's knowledge, these are very competitive when compared to any silicon or even GaAs technology.

The advantage of this technology can then be summarized as follows: (1) Due to the device scaling and lower parasitic capacitances, this technology has high $f_{\mathrm{t}}$ and $f_{\max }$, which makes it suitable for mm-wave design. (2) Due to the high MSG, this process is suitable for high-gain amplifier design. (3) Due to the low $V_{\mathrm{dd}}$ and controllable threshold voltage, this process is ideal for low power design.

For an $E$ - or $W$-band LNA, as since the input linearity is not a driving factor in the design, the LNA FoM is calculated as [77]

$$
\begin{equation*}
\mathrm{FoM}=20 \log _{10}\left(\frac{\text { Gain }[\mathrm{lin} .] \times \mathrm{BW}[\mathrm{GHz}]}{\mathrm{P}_{\mathrm{dc}}[\mathrm{~mW}] \times(\mathrm{NF}[\operatorname{lin} .]-1)}\right) \tag{6.3}
\end{equation*}
$$

Since the transistors in this process provide high gain with low dc power consumption, mm-wave LNAs designed in 22-nm FD-SOI are capable of achieving a very high FoM.

The millimeter-wave inductors are implemented on the LB layer due to its low resistivity. However, metal filling is mandatory from the M1 to the LB layer and with a high density (14\%) for QA and QB , and greatly reduces the inductor $Q$. Fig. 6.3 presents the 3-D structure of a transmission-line inductor with inductance of 50 pH and a trace width of $6 \mu \mathrm{~m}\left(Z_{0}=75 \Omega\right)$ and realized by a) LB layer before metal filling; b) LB layer after metal filling; c) QA, QB and LB connect all together after metal filling. For fair comparison, the trace lengths are slightly adjusted to preserve inductance of 50 pH . The simulated inductor $Q$ at 90 GHz decreases from 33.6 to 17.4 after filling by using LB layer only, but building the inductor using QA, QB and LB together


Figure 6.3: A 50 pH transmission-line inductor build using (a) LB without metal fill; (b) LB with metal fill; (c) LB/QB/QA with metal fill; (d) Simulated $Q$ of a 50 pH inductor in 22FDX for different metal-fill cases.
results in a $Q$ of 27.4 at 90 GHz (Fig. 6.3d).
The 22-nm FD-SOI design kit provides metal-oxide-metal (APMOM) capacitors which are based on interdigital fingers with user-selectable layers between M1 to C5. Fig. 6.4 compares two 72 fF capacitors, one built in C 1 to C 4 metal layers, and the other is a custom MOM cap also built in metal layers C1 to C4. Note that at higher metal layers, the gap between the metals is too large and results in a low capacitance density, and therefore, these are not used. The custom MoM design is around four times larger than the PDK MOM capacitor, and with a $15 \%$ lower $Q$ at 90 GHz . Therefore, the PDK APMOM capacitor is used in the LNA designs.


Figure 6.4: 3-D structure of (a) custom MOM capacitor; (b) PDK MOM capacitor; and (c) simulated capacitance and $Q$.

### 6.2.2 Circuit Design

To realize a high gain for $E$ - and $W$-band LNAs, there are two popular topology choices. The first topology is a multi-stage CS structure [88], [92]. Due to its low gain at high frequency, the multi-stage CS topology is often realized as differential CS with neutralization capacitors. The disadvantage of this technique is that the power consumption is doubled due to the differential structure [77-79] and the neutralization capacitors must be very well modeled to avoid stability issues. The second technique is to use a multi-stage cascode structure. But if no gain boosting techniques are adopted, a cascode may still struggle to achieve the required gain per stage,


Figure 6.5: (a) Cascode stage; (b) Simplified small signal model of cascode stage without series inductor $L_{\mathrm{r}}$; (c) with series inductor $L_{\mathrm{r}}$; (d) Simulated $\mathrm{NF}_{\text {min }}, \mathrm{Kf}$ and MAG/MSG at different $L_{\mathrm{r}}$ value.
and will also require a high dc power [91], [94-96]. In order to realize a high gain but with low power consumption, it is advantageous to choose a cascode structure with gain boosting techniques [81], [84]. The designs proposed in this paper adopt the gain-boosted cascode topology.

Fig. 6.5a presents a cascode amplifier and its simplified small signal model. If there is no parasitic capacitance $C_{\mathrm{p} 1}, C_{\mathrm{p} 2}$ (labeled as $C_{\mathrm{x}}$ ), the output noise due to the M 2 transistor is [81]

$$
\begin{equation*}
F_{\mathrm{d} 2}=\gamma_{2}\left(\frac{\omega}{\omega_{\mathrm{t}}}\right)^{2} g_{\mathrm{d} 2} R_{\mathrm{s}} \frac{1}{g_{\mathrm{m} 2}^{2} r_{\mathrm{o} 1}^{2}} \tag{6.4}
\end{equation*}
$$

Since $g_{\mathrm{m} 2} r_{\mathrm{o} 1}$ is large enough, the effect of $F_{\mathrm{d} 2}$ is small. However, when $C_{\mathrm{p} 1}, C_{\mathrm{p} 2}$ exist, part of the drain current will flow into $C_{\mathrm{x}}$ as

$$
\begin{equation*}
i_{\mathrm{d}, \mathrm{~m} 2}=\frac{g_{\mathrm{m} 2}}{\sqrt{g_{\mathrm{m} 2}^{2}+\left(\omega C_{\mathrm{x}}\right)^{2}}} i_{\mathrm{d}, \mathrm{~m} 1} \tag{6.5}
\end{equation*}
$$

and the M2 transistor power gain and noise can be calculated as [81]:

$$
\begin{array}{r}
G_{\text {power }}=\frac{1}{4 R_{\mathrm{g} 1}}\left(\frac{\omega}{\omega_{\mathrm{t}}}\right)^{2} \frac{g_{\mathrm{m} 2}^{2}}{g_{\mathrm{m} 2}^{2}+\left(\omega C_{\mathrm{x}}\right)^{2}} g_{\mathrm{m} 2} r_{\mathrm{o} 2} r_{\mathrm{o} 1} \\
F_{\mathrm{d} 2}=\gamma_{2}\left(\frac{\omega}{\omega_{\mathrm{t}}}\right)^{2} g_{\mathrm{d} 2} R_{\mathrm{s}} \frac{\left(\omega C_{\mathrm{x}}\right)^{2}}{g_{\mathrm{m} 2}^{2}} \tag{6.7}
\end{array}
$$

A large $C_{\mathrm{x}}$ results in lower power gain and larger $F_{\mathrm{d} 2}$. To suppress the M 2 transistor noise, a shunt inductor or series inductor $\left(L_{r}\right)$ is placed between transistors M1 and M2. The impedance seen from $Z_{x}$ is:

$$
\begin{equation*}
Z_{\mathrm{x}}=\frac{1}{s C_{\mathrm{p} 2}} \|\left(s L_{\mathrm{r}}+\frac{1}{s C_{\mathrm{p} 1}}\right)=\frac{s L_{\mathrm{r}} C_{\mathrm{p} 1}+1}{s\left(C_{\mathrm{p} 1}+C_{\mathrm{p} 2}-\omega^{2} L_{\mathrm{r}} C_{\mathrm{p} 1} C_{\mathrm{p} 2}\right)} \tag{6.8}
\end{equation*}
$$

When the denominator of $Z_{\mathrm{x}}$ is $0, Z_{\mathrm{x}}$ becomes much larger than the impedance looking up into transistor M2, and this results in the M2 transistor noise circulating in the M2 transistor itself and not present at the output node. Under this condition, $L_{\mathrm{r}}$ is

$$
\begin{equation*}
L_{\mathrm{r}}=\frac{C_{\mathrm{p} 1}+C_{\mathrm{p} 2}}{\omega^{2} C_{\mathrm{p} 1} C_{\mathrm{p} 2}} \tag{6.9}
\end{equation*}
$$

Fig. ??d presents the simulated $\mathrm{NF}_{\min }$ at 90 GHz of a cascode stage with $W=20 \mu \mathrm{~m}$ and biased at $\mathrm{J}=0.2 \mathrm{~mA} / \mu \mathrm{m}$. The $\mathrm{NF}_{\min }$ is 3.14 dB for $L_{\mathrm{r}}=0 \mathrm{pH}$, and reduces to 2.78 dB when $L_{\mathrm{r}}=100 \mathrm{pH}$ is used $(Q=15)$. Note that a $L_{\mathrm{r}}$ up to 100 pH does not change the MSG at 77 and 90 GHz . For $L_{\mathrm{r}}=140 \mathrm{pH}$, the $\mathrm{NF}_{\min }$ does not change. But the 140 pH inductor enhances the cascode stability factor $\left(K_{\mathrm{f}}\right)$ at $90-120 \mathrm{GHz}$ and also affects the MSG/MAG at 90 GHz . Therefore, $L_{\mathrm{r}}$ should not


Figure 6.6: (a) Cascode stage with gate inductor at CG transistor; (b) Simplified small signal model; (c) Simulated $\mathrm{S}_{21}$ and Kf at different $L_{\mathrm{g} 2}$ value for a cascode stage.
be too large.
An inductor, $L_{\mathrm{g} 2}$, placed at the CG stage is a well-known method to increase the cascode gain (Fig. 6.6a). The voltages at nodes A and B are:

$$
\begin{array}{r}
V_{\mathrm{A}}=\frac{1-\left(\omega / \omega_{\mathrm{t}}\right)^{2}}{1-\left(\omega / \omega_{\mathrm{t}}\right)^{2}+\left(g_{\mathrm{m} 2}+j \omega C_{\mathrm{gs} 2}\right) Z_{\mathrm{s}}} V_{\mathrm{s}} \\
V_{\mathrm{B}}=\frac{-\left(\omega / \omega_{\mathrm{t}}\right)^{2}}{1-\left(\omega / \omega_{\mathrm{t}}\right)^{2}} V_{\mathrm{A}} \\
\omega_{\mathrm{t}}=\frac{1}{\sqrt{L_{\mathrm{g} 2} C_{\mathrm{g} \mathrm{~s} 2}}} \tag{6.12}
\end{array}
$$

As indicated by (11), $V_{\mathrm{A}}$ and $V_{\mathrm{B}}$ are out-of-phase when $\omega<\omega_{\mathrm{t}}$, and $V_{\mathrm{gs} 2}\left(V_{\mathrm{A}}-V_{\mathrm{B}}\right)$ is larger than the case of $L_{\mathrm{g}}=0$, leading to an enhanced common-gate transconductance. However, a large $L_{\mathrm{g} 2}$ will result in an unstable design. The admittance $Y_{\text {in }}$ is

$$
\begin{equation*}
Y_{\mathrm{in}}=\frac{g_{\mathrm{m} 2}+j \omega C_{\mathrm{gs} 2}}{1-\left(\omega / \omega_{\mathrm{t}}\right)^{2}} \tag{6.13}
\end{equation*}
$$

and when $\omega>\omega_{\mathrm{t}}$, the real part of the input admittance is negative, which causes stability issues. Fig. 6.6c presents the simulated $\mathrm{S}_{21}$ and Kf at different $L_{\mathrm{g} 2}$ for a cascode stage. The peak gain increases from 9.6 to 10.8 dB for when $L_{\mathrm{g} 2}$ is increased from 0 to 10 pH . However, when $L_{\mathrm{g} 2}$ increases to $20 \mathrm{pH}, \mathrm{Kf}$ is $<1$. This instability can be explained as follows: In the traditional cascode design, the gate of CG transistor is AC shorted $\left(L_{\mathrm{g} 2}=0\right)$ which prevents any output signal leakage to the input through $C_{\mathrm{gd}}$. With the addition of $L_{\mathrm{g} 2}$ and $C_{\mathrm{gd} 2}$ form a low-pass filter circuit which provides a low impedance path for the output signal to ground. As $L_{\mathrm{g} 2}$ is increased, the filter corner decreases and the output signal leaks to the input through $C_{\mathrm{gd} 2}$ and $C_{\mathrm{gs} 2}$, degrading the circuit stability. For a tuned circuit, $V_{\mathrm{dd}}$ is usually provided using a drain inductor $\left(L_{\mathrm{d} 2}\right)$ which resonates out the drain shunt parasitic capacitance and peaks the gain at the desired frequency. Thus, $L_{\mathrm{g} 2}$ and $L_{\mathrm{d} 2}$ can be designed together to realize a drain-to-gate transformer, (Fig. 6.7). This circuit is described by the following equations:

$$
\begin{array}{r}
\left(V_{\mathrm{s} 2}-V_{\mathrm{in}}\right) s C_{\mathrm{gd} 1}+g_{\mathrm{m} 1} V_{\mathrm{in}}+\frac{V_{\mathrm{s} 2}}{r_{\mathrm{o} 1}}=\left(g_{\mathrm{m} 2}+s C_{\mathrm{g} 2}\right)\left(v_{\mathrm{g} 2}-v_{\mathrm{s} 2}\right)+\frac{v_{\mathrm{out}}-v_{\mathrm{s} 2}}{r_{\mathrm{o} 2}} \\
g_{\mathrm{m} 2}\left(v_{\mathrm{g} 2}-v_{\mathrm{s} 2}\right)+\frac{v_{\mathrm{out}}-v_{\mathrm{s} 2}}{r_{\mathrm{o} 2}}+\left(v_{\mathrm{out}}-v_{\mathrm{g} 2}\right) s C_{\mathrm{gd} 2}+\frac{\left(v_{\mathrm{out}}-v_{\mathrm{M}}\right)}{s\left(L_{\mathrm{d} 2}-M\right)}+\frac{v_{\mathrm{out}}}{R_{\mathrm{L}}}=0 \\
\left(v_{\mathrm{g} 2}-v_{\mathrm{s} 2}\right) s C_{\mathrm{g} 2}+\left(v_{\mathrm{g} 2}-v_{\mathrm{out}}\right) s C_{\mathrm{gd} 2}+\frac{v_{\mathrm{g} 2}-v_{\mathrm{M}}}{s\left(L_{\mathrm{g} 2}-M\right)}=0 \\
\frac{v_{\mathrm{g} 2}-v_{\mathrm{M}}}{s\left(L_{\mathrm{g} 2}-M\right)}+\frac{v_{\mathrm{out}}-v_{\mathrm{M}}}{s\left(L_{\mathrm{d} 2}-M\right)}-\frac{v_{\mathrm{M}}}{s M}=0 \\
M=k \sqrt{L_{\mathrm{g} 2} L_{\mathrm{d} 2}} \tag{6.18}
\end{array}
$$



Figure 6.7: (a) Cascode stage with drain-gate transformer; (b) Simplified small- signal model; (c) Simulated $\mathrm{S}_{21}$ and Kf for different coupling coefficient value with $L_{\mathrm{g} 2}=30 \mathrm{pH}$ and $L_{\mathrm{d} 2}=70 \mathrm{pH}$; (d) Simulated $\mathrm{S}_{21}$ and Kf for different $L_{\mathrm{g} 2}$ value with a coupling efficient of 0.3 .

For simplified calculations, $r_{\mathrm{o} 1}, r_{\mathrm{o} 2}$ and $C_{\mathrm{gs} 1}$ are ignored, and $v_{\mathrm{out}} / v_{\mathrm{in}}$ is obtained in equation (6.19).

$$
\begin{equation*}
A_{\mathrm{v}}=\frac{g_{\mathrm{m} 1} R_{\mathrm{L}} s\left[\left(L_{\mathrm{d} 2} L_{\mathrm{g} 2}-M^{2}\right) C_{\mathrm{gd} 2} C_{\mathrm{g} 2} s^{3}+\left(L_{\mathrm{d} 2} L_{\mathrm{g} 2}-M^{2}\right) C_{\mathrm{gd} 2} g_{\mathrm{m} 2} s^{2}+C_{\mathrm{gd} 2} M s+L_{\mathrm{d} 2} g_{\mathrm{m} 2}\right]}{\left(g_{\mathrm{m} 2}+s C_{\mathrm{g} 2}\right)\left[\left(L_{\mathrm{d} 2} L_{\mathrm{g} 2}-M^{2}\right) C_{\mathrm{gd} 2} s^{3}+\left(L_{\mathrm{d} 2}+L_{\mathrm{g} 2}-2 M\right) C_{\mathrm{gd} 2} R_{\mathrm{L}} s^{2}+s L_{\mathrm{d} 2}+R_{\mathrm{L}}\right]} \tag{6.19}
\end{equation*}
$$

For a standard design with no $L_{\mathrm{g} 2}$ and $M$, there are three poles: A dominant pole p1 ( $\omega_{0}=-$ $g_{\mathrm{m} 1} / C_{\mathrm{gs} 2}$ ) and two conjugate poles p 2 and p 3 at higher frequencies. When $L_{\mathrm{g} 2}$ and $M$ are present, another pole p 4 is generated and the positions of p 2 and p 3 are changed. The non-dominant conjugate poles can be controlled by the transformer parameters $\left(L_{\mathrm{d} 2}, L_{\mathrm{g} 2}, M\right)$. Due to the conjugate pole ( p 2 and p 3 ), the roll-of-rate at higher frequency is faster, which is beneficial for a receiver with high out-of-band rejection.

Fig. 6.7c presents the simulated $\mathrm{S}_{21}$ and Kf for different coupling coefficient $(k)$ value for $L_{\mathrm{g} 2}=30 \mathrm{pH}$. When $k=0, \mathrm{Kf}<1$. By increasing the transformer coupling, the gain drops and the stability is enhanced. The design methodology is therefore to first use a large $L_{\mathrm{g} 2}$ to increase the cascode gain and then introduce $k$ to stabilize the circuit. The stability enhancement can be explained as follows: The source and drain voltage polarity of the CG transistor is the same while the source and gate voltage polarity is opposite. But the transformer has a positive coupling, which tend to make gate and drain voltage polarity the same. Thus, the voltage difference between gate and source of CG transistor is reduced, which is a negative feedback. The gain is reduced and stability is enhanced.

Fig. 6.7 d presents the simulated $\mathrm{S}_{21}$ and Kf at different $L_{\mathrm{g} 2}$ value ( $k=0.3$ ). It can be seen that with $L_{\mathrm{g} 2}=50 \mathrm{pH}$, the bandwidth is wider than the case of $L_{\mathrm{g} 2}=0$, but the gain is also lower. When $L_{\mathrm{g} 2}=70 \mathrm{pH}$, the gain is higher and bandwidth is wider. And in all cases, Kf is $>1$. Thus, with changing $L_{\mathrm{g} 2}$ and $k$, the desired gain and bandwidth can be realized in a stable cascode amplifier.

(b)

Figure 6.8: Schematic of the 3-stage (a) $E$-band LNA; (b) $W$-band LNA.

### 6.2.3 Circuit Implementation

Two single-end LNAs ( $E$ - and $W$-band) are designed using transformer-loaded cascode stages. Both LNAs utilize three cascode stages with input, output and inter-stage matching, but aim at different applications: 1) High gain, low power and low noise at 77 GHz ( $E$-band, Fig. 6.8a), and 2) medium gain, wideband and low power at $W$-band (Fig. 6.8b). In both designs, the

Table 6.2: Parameter Value for $E$-Band LNA (Unit: pH or fF )

| $L_{\mathrm{g} 1}$ | $L_{\mathrm{s} 1}$ | $L_{\mathrm{ds} 1}$ | $L_{\mathrm{g} 2}$ | $L_{\mathrm{d} 1}$ | $L_{\mathrm{d} 2}$ | $L_{\mathrm{ds} 2}$ | $L_{\mathrm{g} 4}$ | $L_{\mathrm{d} 3}$ | $L_{\mathrm{d} 4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 50 | 110 | 50 | 40 | 30 | 110 | 45 | 20 | 45 |
| $L_{\mathrm{d} 3} 3$ | $L_{\mathrm{g} 6}$ | $L_{\mathrm{d} 5}$ | $L_{\mathrm{d} 6}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $k_{1}$ | $k_{2}$ | $k_{3}$ |
| 110 | 45 | 30 | 40 | 72 | 62 | 70 | 0.1 | 0.1 | 0.23 |

Table 6.3: Parameter Value for $W$-Band LNA (Unit: pH or fF )

| $L_{\mathrm{g} 1}$ | $L_{\mathrm{s} 1}$ | $L_{\mathrm{ds} 1}$ | $L_{\mathrm{g} 2}$ | $L_{\mathrm{d} 1}$ | $L_{\mathrm{d} 2}$ | $L_{\mathrm{m} 1}$ | $L_{\mathrm{ds} 2}$ | $L_{\mathrm{g} 4}$ | $L_{\mathrm{d} 3}$ | $L_{\mathrm{d} 4}$ | $L_{\mathrm{m} 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 50 | 110 | 50 | 40 | 30 | 110 | 110 | 45 | 40 | 45 | 110 |
| $L_{\mathrm{d} 3} 3$ | $L_{\mathrm{g} 6}$ | $L_{\mathrm{d} 5}$ | $L_{\mathrm{d} 6}$ | $C_{1}$ | $C_{2}$ | $C_{3}$ | $k_{0}$ | $k_{1}$ | $k_{2}$ | $k_{3}$ |  |
| 110 | 40 | 40 | 40 | 86 | 52 | 70 | -0.5 | 0.25 | 0.4 | 0.45 |  |

CS transistors width is $20 \mu \mathrm{~m}$ and the CG transistors width is $32 \mu \mathrm{~m}$, which is determined by the tradeoff between linearity, gain and power consumption [99].

In both designs, the output matching is realized by a T-shape $\left(L_{\mathrm{d} 5}, L_{\mathrm{d} 6}, C_{3}\right)$ matching network since it allows for a larger $C_{3}$ to avoid sensitivity to fabrication errors. For the input impedance match, the $E$-band design employs the classical source- degeneration to realize noise and power matching. By adding $L_{\mathrm{s} 1}(50 \mathrm{pH}, Q=24)$, the input impedance is tuned from (16-j75 $\Omega)$ to $(55-\mathrm{j} 42 \Omega)$, and then $L_{\mathrm{g} 1}(100 \mathrm{pH}, Q=11.8)$ is used to compensate the imaginary part. The NF degrades by 0.5 dB due to the finite $Q$ of the matching network. The $W$-band design employs a transformer between the gate bias inductor and the source degeneration inductor to realize wideband input matching. The matching bandwidth can be controlled by $L_{\mathrm{g} 1}, k_{0}$ and $L_{\mathrm{s} 1}$ as seen in Fig. 6.9, and a wide bandwidth is achieved with a larger negative $k$ and a larger $L_{\mathrm{g} 1}$. However, since the inductance difference between $L_{\mathrm{g} 1}$ and $L_{\mathrm{s} 1}$ is large, a $k<-0.5$ is hard to realize for $L_{\mathrm{g} 1}$ of 90 pH . Therefore, $L_{\mathrm{g} 1}, k_{0}$ and $L_{\mathrm{s} 1}$ are chosen to be $90 \mathrm{pH}(Q=12.3),-0.5$, and $50 \mathrm{pH}(Q=17.4)$, respectively. The NF degrades by 0.6 dB due to the finite $Q$ of the matching network.

The inter-stage matching is realized using series capacitors ( $C_{1}$ and $C_{2}$ ) for the $E$-band LNA, and each stage is designed at the same center frequency (Fig. 6.10a). For the wideband $W$-band LNA, series $C$ - $L$ networks are used to extend the bandwidth as shown in Fig. 6.10b. The combination of the first and third stages results in a flat gain, and the second stage increases the


Figure 6.9: Simulated input matching for the $W$-band LNA (a) sweep $k$ with $L_{\mathrm{g} 1}=90 \mathrm{pH}$ and $L_{\mathrm{s} 1}=50 \mathrm{pH}$; (b) sweep $L_{\mathrm{g} 1}$ with $k=-0.5$ and $L_{\mathrm{s} 1}=50 \mathrm{pH}$.
overall gain.
The gate-to-drain CG transformers are realized using side-to-side coupling between twoshorted transmission-lines acting as distributed inductors. Fig. 6.11a presents details of the third-stage transformer in the $W$-band LNA. A longer coupling length and smaller coupling gap results in a larger $k$. In order to get a higher $Q$, LB/QB/QA are combined together for a low loss transmission line as discussed in Section II. The simulated transformer parameters are shown in Fig. 6.11b, and $L_{\mathrm{g} 6}=45 \mathrm{pH}$ with $Q=21, L_{\mathrm{g} 6}=40 \mathrm{pH}$ with $Q=23$ and $k=0.23$ at 77 GHz . Ground walls from M1 to LB are used to isolate the inductors and transformers and


Figure 6.10: Simulated voltage gain of each stage and the whole gain (a) $E$-band; (b) $W$-band.
avoid unwanted couplings. All inductors, transformers and interconnections are simulated using full-wave electromagnetic tools (EMX).

The LNA gain and bandwidth can be easily adjusted by utilizing different transformer combinations. Fig. 6.12 presents first-stage transformer effect on the LNA gain. For the E-band LNA, when $k_{1}$ is increased from 0.1 to 0.5 , the gain drops from 28.5 to 16.7 dB while the $3-\mathrm{dB}$ bandwidth increases from 5 to 20 GHz . For the $W$-band LNA, when $L_{\mathrm{g} 2}$ is decreased from 50 pH to 0 , the $3-\mathrm{dB}$ bandwidth drops from 58 GHz to 40 GHz . By choosing suitable transformers, the desired gain and bandwidth performance can be achieved. Tables 6.2 and 6.3 list the final optimized parameter values.


Figure 6.11: (a) 3-D view of third-stage transformer of $E$-band LNA (metal fill is not shown); (b) Simulated inductance, quality factor and coupling coefficient.

### 6.2.4 $E$-Band LNA Measurement

The $E$ - and $W$-band LNAs are implemented in GF 22-nm CMOS FD-SOI (Fig. 6.13), with a size of $0.7 \mathrm{~mm} \times 0.5 \mathrm{~mm}$ and $0.75 \mathrm{~mm} \times 0.58 \mathrm{~mm}$, respectively, including pads.

The $E$-band LNA is measured with $V_{\mathrm{dd}}=1.6 \mathrm{~V}(3.33 \mathrm{~mA} / \mathrm{stage}, 16 \mathrm{~mW}$ total $)$ and $V_{\mathrm{dd}}=1 \mathrm{~V}$ ( $3 \mathrm{~mA} / \mathrm{stage}, 9 \mathrm{~mW}$ total). For $V_{\mathrm{dd}}=1.6 \mathrm{~V}$, each transistor has a $V_{\mathrm{gs}}$ of 0.4 V and a $V_{\mathrm{ds}}$ of 0.8 V . For $V_{\mathrm{dd}}=1 \mathrm{~V}$, each transistor has a $V_{\mathrm{gs}}$ of 0.4 V and a $V_{\mathrm{ds}}$ of 0.5 V . Fig. 6.14 presents the measured and simulated S-parameters. This is done by using Keysight PNA-X up to 70 GHz with coaxial 1.8 mm GSG probes, and then using a Keysight mm-wave extender with WR10 extenders for the $70-110 \mathrm{GHz}$ range with WR-10 GSG probes. The peak gain is 24 dB and 20 dB with 3-dB bandwidth of 13 GHz and 12 GHz for the high-power and low-power modes, respectively. The measured $S_{11}$ in both cases is $<-9 \mathrm{~dB}$ from 70 to 110 GHz . The measured reverse isolation is limited by calibration above 70 GHz and is better $35-40 \mathrm{~dB}$. Fig. 6.15 presents the measured Kf and Delta of both cases, showing unconditional stability over all frequencies.

The NF is measured using the hot/cold Y-parameter method. Fig. 6.16a shows the setup.


Figure 6.12: Simulated effect of first stage transformer to $\mathrm{S}_{21}$ (a) $E$-band LNA with $L_{\mathrm{g} 2}=50 \mathrm{pH}$; (b) $W$-band LNA with $L_{\mathrm{d} 2}=50 \mathrm{pH}$.

The noise source is from Quinstar (see Appendix for detailed noise measurements). After the DUT, an external amplifier with 30 dB gain is used to improve the system noise floor and isolates the loss and NF of the down-conversion mixer. A 6 dB attenuator is placed before the LNA and the 30 dB preamplifier to remove any standing waves.

The NF measurement steps are presented below:
Step 1: Use a W-band network analyzer set-up, and calibrate the VNA up to the WR10 mm -wave extension head using waveguide calibration standards (GSG probe not included). Connect a "Thru" in place of the DUT and measure the Thru loss. The Thru structure includes a pair of waveguide RF probes and two GSG pads, back-to-back, with a very short transmission


Figure 6.13: Microphotograph of the (a) $E$-band LNA with a chip size of $0.7 \times 0.5 \mathrm{~mm}^{2}$; (b) $W$-band LNA with a chip size of $0.75 \times 0.58 \mathrm{~mm}^{2}$.
line. This measured loss is called $\mathrm{L}_{1}$ in dB . We assume that the two probes and two GSG pads are identical, therefore, the loss of the input probe+input GSG pad is $\left(\mathrm{L}_{1} / 2\right)$ in dB .

Step 2: Connect Reference Plane A and B in Fig. 6.16a and perform calibration (no DUT present). The gain and NF of the attenuator, LNA, mixer, and IF amplifier chain are now known.

Step 3: Connect the DUT (LNA) and measure the NF using Fig. 6.16a. This measured NF includes 3 parts: the loss of input probe and input GSG pad, the LNA, and the loss of output GSG pad and output Probe. Since the LNA has a gain $>15 \mathrm{~dB}$, the effect of output GSG pad and output probe can be ignored.

Step 4: Calculate the LNA NF by de-embeding the loss of input probe and GSG pad. So the $\mathrm{NF}_{\mathrm{LNA}}=\mathrm{NF}_{\text {total }}-\mathrm{L}_{1} / 2$.

Fig. 6.16b presents the measured NF with a minimum of 4.6 dB at 77 GHz . Fig. 6.16c presents the measured and simulated output power versus input power. The measured input P1dB is $-26.8 /-27.4 \mathrm{dBm}$ for $\mathrm{P}_{\mathrm{dc}} 16 / 9 \mathrm{~mW}$, corresponding to an output P 1 dB of $-3.8 /-8.4 \mathrm{dBm}$. The linearity is limited by the dc current in the last stage. If higher linearity is required, the bias can be increased at a cost of increasing power consumption. It should be mentioned that, at $E$ - and $W$-band range, there are no strong interferers due to the high propagation loss. Therefore, in general, LNA linearity is not an issue. Also, by using a $V_{\mathrm{dd}}$ of 1 V instead of $1.6 \mathrm{~V}, \mathrm{P}_{\mathrm{dc}}$ can be


Figure 6.14: Measured and simulated S-parameters of the $E$-band LNA with (a) $16 \mathrm{~mW}_{\mathrm{dc}}$; (b) 9 mW $\mathrm{P}_{\mathrm{dc}}$.


Figure 6.15: Measured (a) Kf , (b) delta ( $\Delta$ ) for 16 mW and $9 \mathrm{~mW} \mathrm{P}_{\mathrm{dc}}$.


Figure 6.16: (a) NF measurement set up; (b) Measured and simulated NF for $\mathrm{P}_{\text {dc }}$ of 16 and 9 mW ; (c) Measured and simulated output power versus input power for $P_{d c}$ of 16 and 9 mW at 77 GHz .
decreased by $43 \%$ with a gain drop of 4 dB and an output P1dB drop of 4.6 dB . But from a FoM perspective, there is slight difference since the P 1 dB is not considered in the FoM calculation.

### 6.2.5 $W$-Band LNA Measurement

Fig. 6.17a presents the measured and simulated S-parameters of the W-band LNA, for a $V_{\mathrm{dd}}$ of $1.6 \mathrm{~V}(3.33 \mathrm{~mA} /$ stage, 16 mW$), V_{\mathrm{gs}}$ of 0.4 V and $V_{\mathrm{ds}}$ of 0.8 V . The peak gain is 18.2 dB with a $3-\mathrm{dB}$ bandwidth of 31 GHz . The gain is $>12 \mathrm{~dB}$ at $64-112 \mathrm{GHz}$, showing truly wideband operation. The gain starts to drop at 106 GHz , which may be due to additional parasitic capacitance caused by the stringent metal fills on the lower metal layers which are not fully


Figure 6.17: (a) Measured and simulated S-parameters; (b) Measured Kf and delta; (c) Measured and simulated NF; (d) Measured linearity at 94 GHz .
considered in the EM simulations. The $S_{11}$ is $<-10 \mathrm{~dB}$ in the whole band. Fig. 6.17b presents the measured Kf and $\Delta$, which demonstrate that the wideband LNA is unconditionally stable. The
measured NF is $5.8-6.6 \mathrm{~dB}$ at $94-96 \mathrm{GHz}$ and agrees well with simulations (Fig. 6.17c, the NF has been re-simulated while taking the decreased gain into consideration). The measured input P 1 dB is -22.8 dBm at 94 GHz (Fig. 6.17d).

## 6.3 $W$-Band LNA in GF 45-nm CMOS SOI

A similar $W$-band LNA is also implemented in GF 45-nm CMOS SOI for a technology comparison. The following subsection describe the design of this LNA, which achieves a peak gain of 12 dB and a minimum NF of 4.2 dB with a $\mathrm{P}_{\mathrm{dc}}$ of 4.7 mW .

### 6.3.1 Technology and Circuit Design

This circuit is implemented on the GlobalFoundries 45 nm CMOS RFSOI process (45RFSOI) and Fig. 6.18a presents the metal back-end for Option 18. It provides 7 copper metal layers and one aluminum top-layer. Due to the three thick metals (OA, OB and LD), the inductors implemented on the OB layer achieve high $Q$ at $W$-band (a 60 pH inductor has a simulated $Q$ of 40 at 90 GHz ) and good isolation since a ground via-wall from M1 to LD can be used to reduce the coupling between neighboring inductors. Fig. 6.18 b presents the 3-D layout of an NMOS transistor width of $20 \mu \mathrm{~m}(20 \times 1 \mu \mathrm{~m})$. The transistor uses double-gate contact to reduce the gate resistance. The gate, drain, and source connections are built in a stair configuration to quickly separate them and reduce the parasitic interconnect capacitance. Fig. 6.18 c presented the simulated $\mathrm{NF}_{\text {min }}, f_{\mathrm{t}}$ and $f_{\text {max }}$ referenced to the top metal versus current density $(\mathrm{J})$. At $\mathrm{J}=0.15-0.2$ $\mathrm{mA} / \mu \mathrm{m}$, the transistor has the lowest $\mathrm{NF}_{\text {min }}($ at 90 GHz$)$ and $f_{\mathrm{t}} / f_{\text {max }}>180 \mathrm{GHz}$.

The proposed LNA is shown in Fig. 6.19. In this design, two common-source amplifiers are first used for low noise figure, and are followed by a cascode stage with drain-to-gate feedback transformer, similar as the previous section. The input matching is realized by source-degeneration inductor. For a transistor with $W=20 \mu \mathrm{~m}$ and biased at $2.2 \mathrm{~mA}, Z_{\mathrm{opt}}=58+\mathrm{j} 92 \Omega$ and $Z_{\mathrm{in}}=18-\mathrm{j} 64 \Omega$


Figure 6.18: (a) Cross section of GlobalFoundries 45 nm CMOS RFSOI metal back-end; (b) Layout of a $W=20 \times 1 \mu \mathrm{~m}$ transistor up to LD and C 1 ; (c) Simulated $\mathrm{NF}_{\text {min }}$ (at 90 GHz ), $f_{\mathrm{t}}$, and $f_{\max }$.
without $L_{\mathrm{s} 1}$. By adding a degeneration inductor $L_{\mathrm{s} 1}(60 \mathrm{pH}, Q=40$ at 90 GHz$), Z_{\mathrm{in}}=54-\mathrm{j} 60 \Omega$ and a series gate inductor $L_{\mathrm{g} 1}(170 \mathrm{pH}, Q=23$ at 90 GHz$)$ is used to $\mathrm{S}_{11}$ matching. The inner stage matching is realized by shunt inductors and series vertical capacitor (VNCAP with $Q=40$ at 90 GHz ), which provides reasonable gain and noise matching between stages. The last stage is the proposed cascode stage with a higher voltage drive to improve the linearity. At the output port, two series inductor ( $L_{\mathrm{d} 3}$ and $L_{\mathrm{d} 4}$ ) are tapped with a series 50 fF capacitor to complete the $50 \Omega$ match.

A microphotograph of the complete LNA is shown in Fig. 6.20. The chip is $0.6 \mathrm{~mm} \times 0.7$ mm including all pads. All of the inductors (except $L_{\mathrm{g} 1}$ ) are realized using metal lines (without shield ground underneath) instead of spiral inductors to realize high $Q$.


Figure 6.19: Schematic of the $W$-band LNA. Inductor values are in pH .


Figure 6.20: Photograph of the fabricated $W$-band LNA.

### 6.3.2 Measurement Results

S-parameter measurements are performed on-wafer using WR-10 GSG waveguide probes with $100 \mu \mathrm{~m}$ pitch. Calibration to the probe tips is done using on-wafer short-open-load-thru (CS-5 substrate).

The $V_{\mathrm{dd}}$ for the common-source and cascode stages is 0.5 and 1 V , respectively, and the


Figure 6.21: (a) Measured and simulated S-parameters; (b) Measured linearity at 90 GHz ; (c) Measured and simulated NF.
bias currents are 2.2, 2.2 and 2.5 mA , resulting in a total DC power consumption of 4.7 mW . Fig. 6.21a presents the measured and simulated $S$ parameters. The measured $S_{21}$ has a peak gain of 12 dB at 90 GHz with 3 dB bandwidth of $74-99 \mathrm{GHz}$. The $\mathrm{S}_{11}$ is $<-10 \mathrm{~dB}$ at $85-102 \mathrm{GHz}$ and $\mathrm{S}_{22}$ is $<-10 \mathrm{~dB}$ at $88-110 \mathrm{GHz}$. The measured input P1dB is -21 dBm and the corresponding output P1dB is -10 dBm at 90 GHz (Fig. 6.21b). The measured $\mathrm{S}_{12}$ is -35 to -40 dB , thereby resulting in a measured $\mathrm{Kf} \gg 1$.

Fig. 6.21c presents the measured noise figure at $80-96 \mathrm{GHz}$. The NF is $<4.9 \mathrm{~dB}$ at $85-95$ GHz with a minimum NF of 4.2 dB at 90 GHz . At 95 GHz , the NF is 4.5 dB .

Table 6.4: Comparison with Previous State-of-the-Art LNAs

| Ref. | Tech. | $\begin{gathered} f_{0} \\ (\mathrm{GHz}) \end{gathered}$ | $\begin{aligned} & V_{\mathrm{dd}} \\ & (\mathrm{~V}) \\ & \hline \end{aligned}$ | Gain <br> (dB) | $\begin{gathered} \mathrm{BW} \\ (\mathrm{~dB}) \end{gathered}$ | $\begin{gathered} \mathrm{NF} \\ (\mathrm{~dB}) \end{gathered}$ | $\begin{gathered} \mathrm{P}_{\mathrm{dc}} \\ (\mathrm{~mW}) \end{gathered}$ | IP1dB <br> (dBm) | $\begin{gathered} \text { Area } \\ \left(\mathrm{mm}^{2}\right) \end{gathered}$ | FoM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [74] | $\begin{gathered} \hline 90-\mathrm{nm} \\ \mathrm{cmos} \end{gathered}$ | 64 | 1.65 | 15.5 | 8 | 6.5 | 86 | N.A | 0.52 | -15 |
| [75] | $\begin{aligned} & \text { 28-nm } \\ & \text { CMOS } \end{aligned}$ | 66 | 2 | 13.8 | 18 | 4 | 24 | -12.5 | 0.38 | 7.7 |
| [76] | $\begin{aligned} & \text { 40-nm } \\ & \text { CMOS } \end{aligned}$ | 55 | 1.2 | 15 | 13 | 3.6 | 20.4 | -25 | 0.2 | 8.8 |
| [77] | $\begin{gathered} \text { 22-nm } \\ \text { FinFET } \end{gathered}$ | 73.5 | 1 | 20 | 10.4 | 4 | 10.8 | -22.8 | 0.54 | 16.1 |
| [78] | $\begin{aligned} & \text { 28-nm } \\ & \text { CMOS } \end{aligned}$ | 80 | 0.9 | 16.5 | 12 | 5.2 | 26 | -15.5 | 0.16 | 2.5 |
| [14] | $\begin{aligned} & \text { 45-nm } \\ & \text { CMOS } \end{aligned}$ | 83 | 1 | 13.5 | 12 | 5.7 | 13.5 | -14 | N.A | 3.8 |
| [82] | $\begin{aligned} & \text { 90-nm } \\ & \text { CMOS } \end{aligned}$ | 78 | 1 | 18.8 | 8.3 | 7.4 | 7.2 | -30 | N.A | 7 |
| [84] | 65-nm <br> CMOS | 77.5 | 1.8 | 18.5 | 30 | 5.5 | 27 | -15 | 0.24 | 11.3 |
| [88] | $\begin{aligned} & \text { 90-nm } \\ & \text { CMOS } \end{aligned}$ | 78.5 | 1 | 18.1 | 8 | 5.1 | 8 | -22 | 0.19 | 14.6 |
| [94] | $\begin{aligned} & \text { 65-nm } \\ & \text { CMOS } \end{aligned}$ | 100 | 1.8 | 16.7 | 21.5 | 7.2 | 48.6 | N.A | 0.29 | -2.9 |
| [95] | $\begin{aligned} & 28-\mathrm{nm} \\ & \text { CMOS } \end{aligned}$ | 90 | 2 | 32 | 5 | 5.3 | 36 | -43.8 | 0.28 | 7.3 |
| [96] | $\begin{aligned} & \text { 65-nm } \\ & \text { CMOS } \end{aligned}$ | 84 | 1 | 22 | 20 | 6.8 | 21 | N.A | 0.45 | 10 |
| This work | $\begin{aligned} & 22-\mathrm{nm} \\ & \text { CMOS } \end{aligned}$ | 77 | 1 | 20 | 12 | 4.6 | 9 | -27.4 | 0.35 | 17 |
| This work | $\begin{aligned} & \text { 22-nm } \\ & \text { CMOS } \end{aligned}$ | 92 | 1.6 | 18.2 | 31 | 5.8 | 16 | -22.8 | 0.43 | 15 |
| This work | $\begin{aligned} & \text { 45-nm } \\ & \text { CMOS } \end{aligned}$ | 86 | 1 | 12 | 25 | 4.2 | 4.7 | -21 | 0.42 | 22.2 |

### 6.4 Comparison

Table 6.4 compares the proposed $E$ - and $W$-band LNAs with previous LNAs at 60 to 100 GHz. The FoM is calculated using equation (3). The proposed LNAs demonstrate a state-of-the-
art FoM in narrowband $(77 \mathrm{GHz})$ and wideband $(70-100 \mathrm{GHz})$ designs.

### 6.5 Conclusion

This chapter demonstrates the first 22-nm CMOS FD-SOI LNAs at $E$ - and $W$-band. The drain-to-gate transformer-loaded cascode stage is analyzed, and two different three-stage cascode LNAs based on the transformer-loaded cell are designed and implemented. The E-band LNA realizes a peak gain of 20 dB with a $3-\mathrm{dB}$ bandwidth of $13 \mathrm{GHz}, 4.6 \mathrm{~dB} N F$, and consumes only 9 mW of $\mathrm{P}_{\mathrm{dc}}$. The $W$-band LNA has a peak gain of 18.2 dB with 31 GHz bandwidth, 5.8 dB NF , and consumes only 16 mW of dc power. This chapter also demonstrates a $W$-band LNA in 45-nm CMOS SOI with peak gain of $12 \mathrm{~dB}, \mathrm{NF}$ of 4.2 dB and $\mathrm{P}_{\mathrm{dc}}$ of 4.7 mW . Both LNAs, wideband and narrowband, in both process achieve state-of-the-art FoM values.

### 6.6 Acknowledgment

This work was supported by Defense Advanced Research Projects Administration (DARPA), Analog Devices and Global Foundries.

Chapter 6, in full, is a reprint of the material as it appears in the following papers and the dissertation author was the first author.
L. Gao, E. Wagner, and G. M. Rebeiz, "Design of E- and W-band low-noise amplifiers in 22-nm CMOS FD-SOI", IEEE Trans. Microwave Theory and Techn., vol. 68, no. 1, pp. 132-143, Jan. 2020.
L. Gao, Q. Ma, and G. M. Rebeiz, "A 4.7 mW LNA with 4.2 dB NF and 12 dB gain using drain to gate feedback in 45 nm CMOS RFSOI technology", in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 280-283, Jun. 2018.

## Chapter 7

## Designing Wideband Power Amplifiers in 45-nm CMOS SOI

### 7.1 Introduction

With the development of wireless communication, wideband communication link is becoming desired since it can support high date rate. Wideband power amplifier (PA) as a critical building block in the ultra-wideband transmitter has attracted a lot of attention. Among the wideband power topologies, distributed amplifiers (DA) offer both ultra-wide bandwidth and excellent in-band matching. In [100], a three-stage DA is designed at DC-90 GHz bandwidth in 45 nm CMOS SOI using cascode structures. However, it has relatively low gain over the bandwidth. To increase the gain and maintain the bandwidth (BW), a combination of conventional DA and cascade single-stage DA is used [101]. While most DAs are targeted to achieve largest GBW product, their output power are relatively low. The existing high power DAs can be placed in three groups. The first is the use of GaN technology [102], where tens of watts can be achieved using a high-voltage supply. The second is to use non-uniform DAs by tapering the output impedance. However, these DAs tend to have worse in-band gain flatness [103]. Moreover,
since the required inductance per stage reduces quickly, only a limited number of stages can be used. The last method is to use a stacked structure as the single-stage unit [104] [105]. Due to stacking, the power supply can be increased without transistor breakdown. In terms of efficiency, [106] proposed a supply-scaling technique to enhance the efficiency. Since the voltage-swing is accumulated at the drain output, the input stages can be biased at lower power supplies and this improve the DA efficiency. However, this technique requires DC blocks between the stages, which is not suitable for low frequency operation.

In this chapter, a four-stack, four-stage uniform DA is designed. With stacked transistors and a 4.4 V supply, the DA achieves a $1-17 \mathrm{GHz}$ small-signal bandwidth and $19-21 \mathrm{dBm}$ saturated output power. Measured EVM show that this DA can support 30 Gbps data rates using 64-QAM.

### 7.2 Distributed Amplifier Design

### 7.2.1 Circuit Design

Fig. 7.1 presents the four-stack four-stage distributed power amplifier. The parasitic capacitance of the NMOS gate and drain are absorbed by the artificial transmission lines (TL). The characteristic impedance of the input and output TLs is chosen to be $50 \Omega$.

$$
\begin{equation*}
Z_{0}=\sqrt{\frac{L_{\mathrm{g}}}{C_{\mathrm{g}-\mathrm{p}}}}=\sqrt{\frac{L_{\mathrm{d}}}{C_{\mathrm{d}-\mathrm{p}}}} \tag{7.1}
\end{equation*}
$$

where $C_{\mathrm{g}-\mathrm{p}}$ and $C_{\mathrm{d}-\mathrm{p}}$ are the gate and drain parasitic capacitance of the bottom NMOS and the top NMOS transistors. To prevent reflections at the input and output ports, $36 \Omega$ resistors ( $R_{\mathrm{g}}$ and $R_{\mathrm{d}}$ ) and 10 pF DC block capacitors $\left(C_{\mathrm{b}}\right)$ are connected at these ports. The TL group delay ( $\tau_{\text {in }} / \tau_{\text {out }}$ ) and the cutoff frequency $\left(f_{\mathrm{c} \text {-in }} / f_{\mathrm{c} \text {-out }}\right)$ are

$$
\begin{equation*}
\tau_{\mathrm{in}}=\sqrt{L_{\mathrm{g}} C_{\mathrm{g}-\mathrm{p}}}, \quad \tau_{\mathrm{in}}=\sqrt{L_{\mathrm{d}} C_{\mathrm{d}-\mathrm{p}}}, \quad f_{\mathrm{c}-\mathrm{in}}=\frac{1}{\pi \tau_{\mathrm{in}}}, \quad f_{\mathrm{c}-\text { out }}=\frac{1}{\pi \tau_{\mathrm{out}}} \tag{7.2}
\end{equation*}
$$



Figure 7.1: Four-stack, four-stage distributed amplifier topology.

To keep a uniform delay, $L_{\mathrm{g}}$ and $L_{\mathrm{d}}$ are set to the same value of 640 pH . Similarly, $C_{\mathrm{g}-\mathrm{p}}$ should equal to $C_{\mathrm{d}-\mathrm{p}}$. Since the parasitic capacitance at the gate is larger than at the drain, an additional capacitor is placed at the top transistor drain ( $C_{\mathrm{add}}=50 \mathrm{fF}$ ).

In theory, the gain of a N -stage distributed amplifier can be expressed as:

$$
\begin{equation*}
\text { Gain }=\frac{N \times g_{\mathrm{m}} \times Z_{0}}{2} \tag{7.3}
\end{equation*}
$$

where $g_{\mathrm{m}}$ is the transconductance of a single amplifier stage. In reality, however, the gain does not increase linearly with the number of stages used due to the TL loss. Therefore, a compromise is made by choosing $\mathrm{N}=4$ to fulfill the overall gain, output power, and PAE requirements. Also,


Figure 7.2: (a) Structure of 330 pH inductor; (b) Simulated inductance and quality factor ( $Q$ ).
larger devices provide higher gm but on the other hand exhibit larger parasitics and limit the DA bandwidth. Therefore, in this design, a $160 \mu \mathrm{~m}$ wide device is used for all transistors as a trade-off between bandwidth and gain.

The DA is implemented in GF 45 nm CMOS SOI, which has a peak $f_{\mathrm{t}} / f_{\max }$ of $260 / 300$ GHz referenced to the top metal [14]. The technology provides 11 metal layers and two thick top metal layers (LB and UB). To improve the quality factor, inductors are designed using the UB layer. Fig. 7.2 presents the spiral inductor $\left(L_{\mathrm{g}} / 2\right.$ and $\left.L_{\mathrm{d}} / 2\right)$ layout and quality factor. The inductors are surrounded by a ground shielding box (LB layer) to minimize the mutual coupling between the different stages. All the inductors and inter-connections are characterized using a 2.5-D EM software (Sonnet), and the mutual coupling between neighboring inductors is taken into account (<-30 dB).

Fig. 7.3a presents a single stage design with four-stack transistors. To maximize the voltage headroom, the transistor gate bias $\left(V_{\mathrm{G} 1}-V_{\mathrm{G} 4}\right)$ are chosen so that each transistor has the same $\mathrm{V}_{\mathrm{DS}}$ and $\mathrm{V}_{\mathrm{GS}}$. Also, the ac signal needs to be distributed evenly throughout the four transistors. This is achieved by choosing the additional gate capacitors $\left(C_{2}-C_{4}\right)$, where $C_{\mathrm{i}}(\mathrm{i}=2,3$, $4)$ and the gate to source capacitance ( $C_{\mathrm{gsi}}$ ) to form a voltage divider and generate the in-phase voltage swing at the gate and the drain. Fig. 7.3b presents the simulated gate voltage swing of each transistor at input power of 6 dBm (well into compression). Note that $V_{\mathrm{gs}}$ or $V_{\mathrm{ds}}$ for each


Figure 7.3: (a) Structure of stacked transistors (b) Simulated gate waveforms.


Figure 7.4: Microphotograph of the distributed amplifier.
transistor remains lower than 2.2 V avoiding breakdown.

### 7.2.2 Measurement

Fig. 7.4 presents a microphotograph of the DA with a size of $1.9 \mathrm{~mm} \times 0.6 \mathrm{~mm}$. All measurements are performed on-chip using GSG probes. The S-parameters, P1dB and the output power are obtained using Keysight N5247A PNA-X. The PNA-X also provides the required bias-tee for the output port.

Fig. 7.5a presents the simulated and measured S-parameters under 4.4 V supply and a bias current of 97 mA . The input and output matching are $<-10 \mathrm{~dB}$ at $1-20 \mathrm{GHz}$. The maximum


Figure 7.5: Measured distributed amplifier: (a) S-parameters, (b) group delay and (c) OP1dB and Psat.
$\mathrm{S}_{21}$ is 17.1 dB with a 3-dB small-signal bandwidth of 1-17 GHz. The measured S-parameters show a high-pass response at 1 GHz due to the DC block capacitor $\left(C_{\mathrm{b}}\right)$. The measured NF is


Figure 7.6: Measured gain and output power versus input power.
3.5-7.2 dB at $1-17 \mathrm{GHz}$. The measured group delay varies by $< \pm 15 \mathrm{ps}$ at $1-17 \mathrm{GHz}$ (Fig. 7.5b). Fig. 7.5c presents the measured output P1dB and Psat at 2, 7, 12 and 17 GHz .

Fig. 7.6 presents the measured output power and gain versus input power at 7, 12 and 17 GHz . The saturated output power (Psat) is defined as the corresponding output power when the linear gain decreases by $3 \mathrm{~dB}(\mathrm{P} 1 \mathrm{~dB}+2 \mathrm{~dB})$. Based on this definition, the Psat at 7,12 and 17 GHz are 21, 20.4 and 19 dBm with a PAE of $19 \%, 16.3 \%$ and $12.2 \%$, respectively. A maximum Psat of 20 dBm with a PAE of $14 \%$ is achieved at 17 GHz if this definition is not followed.

Fig. 7.7 presents the Error Vector Magnitude (EVM) measurement setup. A modulated signal is generated by a Keysight M8195A Arbitrary Waveform Generator (AWG) and amplified using a wideband IF amplifier. The output DA signal is directly fed into the Keysight DSO-S 804A real-time Scope for EVM analysis. At -3 dB backoff, the measured EVM for 16 QAM ( 20 $\mathrm{Gb} / \mathrm{s}$ ) and $64 \mathrm{QAM}(30 \mathrm{~Gb} / \mathrm{s})$ are $3 \%$ and $2.5 \%$, respectively. The DA can sustain a $256-\mathrm{QAM}$ signal with 40 Gbps and $2 \%$ EVM (this can be further improved using digital pre-distortion). Note that the $2-7 \mathrm{GHz}$ signal is due to the scope bandwidth limitations (up to 8 GHz ). The DA can support a much higher data rate if its full bandwidth is utilized.

Table 7.1 presents a comparison of recent CMOS distributed amplifiers and the proposed amplifier. This work demonstrates the highest output power for a wideband CMOS DA.


Figure 7.7: (a) EVM measurement setup. (b) Measured EVM versus modulation scheme and backoff (Carrier $=4.5 \mathrm{GHz}$, Bandwidth $=2-7 \mathrm{GHz}$, Symbol Rate $=5 \mathrm{Gbaud} / \mathrm{s})$.

Table 7.1: Comparison with Previous Distributed Amplifiers

| Ref. | Tech. | BW (GHz) | Psat (dBm) | Gain <br> $(\mathrm{dB})$ | $\mathrm{P}_{\mathrm{dc}}$ <br> $(\mathrm{mW})$ | Size <br> $\left(\mathrm{mm}^{2}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[100]$ | $45-\mathrm{nm}$ <br> SOI | DC-92 GHz | N.A | 9 | 73.5 | 0.45 |
| $[101]$ | $0.18-\mu \mathrm{m}$ <br> CMOS | DC-33 GHz | $7.2-12.4$ | 24 | 238 | 0.83 |
| $[104]$ | $0.13-\mu \mathrm{m}$ <br> CMOS | $2-16 \mathrm{GHz}$ | $15.5-18$ | 10 | 300 | 0.82 |
| $[105]$ | $0.18-\mu \mathrm{m}$ <br> CMOS | $2-22 \mathrm{GHz}$ | $12.7-16.7$ | 11.9 | 260 | 1.7 |
| This <br> work | $45-\mathrm{nm}$ <br> SOI | $1-17 \mathrm{GHz}$ | $19-21$ | 17.1 | 427 | 1.14 |

### 7.3 Conclusion

This chapter presented A four-stage four-stack 1-17 GHz distributed amplifier in $45-\mathrm{nm}$ CMOS SOI. The circuit exhibits a maximum gain of $17.1 \mathrm{~dB}, 19-21 \mathrm{dBm}$ Psat, with a peak PAE of $12.2-19 \%$ over the entire bandwidth, and can support complex modulated signals at -3 dB
backoff. Measured results agree well with simulations.

### 7.4 Acknowledgment

This work was supported by Lookheed Martin and Global Foundries.
Chapter 7 is a reprint of the material as it appears in: L. Gao, Q. Ma, and G. M. Rebeiz, "A 1-17 GHz stacked distributed power amplifier with $19-21 \mathrm{dBm}$ saturated output power in 45 nm CMOS SOI technology", in IEEE International Microwave Symposium (IMS), pp. 454-456, Jun. 2018. The dissertation author was the first author of this paper.

## Chapter 8

## Conclusion and Future Work

### 8.1 Conclusion

Increased connectivity is changing the world by new applications of wireless technologies, such as mm-wave 5G and internet of things (IoT). Recent developments CMOS technologies have enabled high-performance phased-array beamformers and transceivers for mm-wave 5G. The wideband phased-array beamformers and transceivers not only meet the requirements of high data-rate transfer but also provide a low-cost solution for multi-band multi-applications. This dissertation described several wideband phased-array beamformers and transceivers for mm-wave 5G application. The following summarizes the key points and results presented in the dissertation.

In chapter 2, a wideband phased array receiver channel that covers the entire $22-44 \mathrm{GHz}$ millimeter wave 5G band in GF 45-nm CMOS SOI has been proposed. The LNA was designed with flat gain in 19-47 GHz with low NF, which ensure the low NF of the overall receive channel. Both the VGA and vector modulator used three-stack amplifier to realize wide bandwidth. The receiver channel has realized a peak gain of 26.3 dB with 3 dB bandwidth of $20.5-44 \mathrm{GHz}$ with NF of 3-3.6 dB. The phase and gain rms error is is $<6^{\circ}$ and $<1.9 \mathrm{~dB}$. Both the single blocks and the channel achieve state-of-the-art performance.

In chapter 3, a wideband mm-wave front-end has been proposed. The LNA was realized by two stage cascode amplifier, which achieves 20 dB gain in 20-44 GHz with $<3 \mathrm{~dB}$ NF. The SPDT was designed by stacked shunt-series topology, which achieves $<1 \mathrm{~dB}$ insertion loss and $>20 \mathrm{dBm}$ IP1dB. The dual-band PA was designed by using switchable load line. These three blocks were then co-optimized in a high-power front-end and resulting in $>18 \mathrm{dBm}$ of output power at 28 GHz and at 36 GHz , including the SPDT switch loss and compression.

In chapter 4, a wideband image rejection receiver that covers the $22-44 \mathrm{GHz}$ millimeterwave 5 G band in 22-nm CMOS SOI has been proposed. The LNA presented a flat gain response at $24-29 \mathrm{GHz}$ and $37-43 \mathrm{GHz}$ with a low NF. A very high tolerance to the out-of-band interferers was observed, which helps to remove the lossy passive filters between the antenna and the LNA. The SSB receiver has a maximum small-signal gain of 28.5 dB and maintains $>24 \mathrm{~dB}$ gain at $20-44 \mathrm{GHz}$ with $\mathrm{P}_{\mathrm{dc}}$ of 70 mW . The receiver NF is $<5 \mathrm{~dB}$ over the whole band, with an IRR of $>$ 75 dB by using a IF of 16 GHz .

In chapter 5, a wideband IQ receiver that covers 24-42 GHz millimeter-wave 5G band has been proposed. Three stage 22 dB gain wideband LNVGA was designed to ensure low NF for the whole receiver. A modified QAF network was used to generate wideband low mismatch IQ for mixer. The whole receiver has a measured peak gain of 22.3 dB with 3 dB bandwidth of 22 GHz . And the gain can be adjusted by the LNVGA for 7-9 dB. The measured SSB NF was 5.2-7 dB and the IP 1 dB was around -25 dBm . The measured gain and phase mismatch is $<1 \mathrm{~dB}$ and $5^{\circ}$.

In chapter 6, the first 22-nm CMOS FD-SOI LNAs at $E$ - and $W$-band has been demonstrated. The proposed drain-to-gate transformer-loaded cascode stage was analyzed, and then two different three-stage cascode LNAs are designed and implemented. The $E$-band LNA realizes a peak gain of 20 dB with a $3-\mathrm{dB}$ bandwidth of $13 \mathrm{GHz}, 4.6 \mathrm{~dB} \mathrm{NF}$, and consumes only 9 mW of $\mathrm{P}_{\mathrm{dc}}$. The $W$-band LNA has a peak gain of 18.2 dB with 31 GHz bandwidth, 5.8 dB NF, and consumes only 16 mW of dc power. This chapter also demonstrates a $W$-band LNA in $45-\mathrm{nm}$ CMOS SOI with peak gain of 12 dB , NF of 4.2 dB and $\mathrm{P}_{\mathrm{dc}}$ of 4.7 mW . Both LNAs, wideband
and narrowband, in both process achieve state-of-the-art FoM values.
In chapter 7, a four-stage four-stack 1-17 GHz distributed amplifier has been demonstrated in 45 nm CMOS SOI. The circuit exhibits a maximum gain of $17.1 \mathrm{~dB}, 19-21 \mathrm{dBm}$ Psat, with a peak PAE of $12.2-19 \%$ over the entire bandwidth, and can support complex modulated signals at -3 dB backoff.

### 8.2 Future Work

Both the millimeter-wave beamformers and transceivers presented in this dissertation can be further expanded in a few different ways.

For the millimeter-wave beamformers, they can be improved in the following directions: 1) The VGA can be designed with phase-invariant behavior since it is preferred that the phase and amplitude of each antenna element is controlled independently, which is helpful for phased-array calibration. 2) The chip area can be reduced by changing the inductors to transformers. 3) Add a wideband transmit beamformer channel and put together with the current receive beamformer channel with a wideband SPDT. 4) Build wideband PCB antennas and package the chip on the PCB to realize a complete phased-array beamformer.

In terms of the transmit/receive front-end and receivers, future work can focus on the following directions: 1) Improve the PA gain flatness for the front-end design. The current PA exhibits high output power, but the gain difference between 28 GHz band and 39 GHz band is large, which can be improved by carefully designing the output matching network. Also a stacked switch with 3-4 transistors can be designed to improve the P1dB of the SPDT and therefore improve the Tx output power. 2) Design another IQ mixer for the SSB receiver to down-convert the IF signal to baseband. Also add the LO leakage cancellation circuit, as shown in Fig. 4.2, to complete the receiver. 3) Use polyphase filter to combine the IQ signal for the IQ receiver, which will reject the image and improve the NF.

Finally, the wideband phased-array beamformer and transceiver can be designed together to realize a complete wideband phased-array transceiver system with packaging and insertion in a wideband mm-wave phased-array.

## Bibliography

[1] J. D. Dunworth, A. Homayoun, B. Ku, Y. Ou, K. Chakraborty, G. Liu, T. Segoria, J. Lerdworatawee, J. W. Park, H. Park, H. Hedayati, D. Lu, P. Monat, K. Douglas, and V. Aparin, "A 28GHz Bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment," in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), Feb 2018, pp. 70-72.
[2] B. Ustundag, K. Kibaroglu, M. Sayginer, and G. M. Rebeiz, "A wideband high-power multi-standard $23-31 \mathrm{GHz} 2 \times 2$ quad beamformer chip in SiGe with $>15 \mathrm{dBm}$ OP1dB per channel," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2018, pp. 60-63.
[3] U. Kodak and G. M. Rebeiz, "A 5G 28-GHz common-leg T/R front-end in $45-\mathrm{nm}$ CMOS SOI with 3.7 dB NF and -30 dBc EVM with 64-QAM/500M-Baud modulation," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 1, pp. 318-331, Jan 2019.
[4] K. Kibaroglu, M. Sayginer, and G. M. Rebeiz, "A low-cost scalable 32-element 28-GHz phased array transceiver for 5 G communication links based on a $2 \times 2$ beamformer flip-chip unit cell," IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1260-1274, May 2018.
[5] B. Sadhu, Y. Tousi, J. Hallin, S. Sahl, S. Reynolds, . Renström, K. Sjögren, O. Haapalahti, N. Mazor, B. Bokinge, G. Weibull, H. Bengtsson, A. Carlinger, E. Westesson, J. Thillberg, L. Rexberg, M. Yeck, X. Gu, D. Friedman, and A. Valdes-Garcia, "A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beamsteering resolution for 5G communication," in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2017, pp. 128-129.
[6] K. Kibaroglu, M. Sayginer, T. Phelps, and G. M. Rebeiz, "A 64-element 28-GHz phasedarray transceiver with $52-\mathrm{dBm}$ EIRP and $8-12-\mathrm{Gb} / \mathrm{s} 5 \mathrm{G}$ link at 300 meters without any calibration," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 12, pp. 5796-5811, Dec 2018.
[7] Y. Yoon, K. H. An, D. Kang, K. Kim, S. Lee, J. S. Jang, D. Minn, B. Suh, J. Lee, J. Kim, M. Kim, J. H. Lee, S. T. Choi, J. Son, and S. Yang, "A highly linear 28GHz 16-element phased-array receiver with wide gain control for 5G NR application," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2019, pp. 287-290.
[8] D. Kang, J. Kim, B. Min, and G. M. Rebeiz, "Single and four-element $K a$-Band transmit/receive phased-array silicon RFICs with 5-bit amplitude and phase control," IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 12, pp. 3534-3543, Dec 2009.
[9] C. Chen, Y. Lin, Y. Liu, W. Liao, Y. Nien, H. Lu, T. Tsai, T. Huang, and H. Wang, "36-40 GHz Tx/Rx beamformers for 5G mm-Wave phased-array," in 2018 Asia-Pacific Microwave Conference (APMC), Nov 2018, pp. 756-758.
[10] H. Kim, B. Park, S. Song, T. Moon, S. Kim, J. Kim, J. Chang, and Y. Ho, "A $28-\mathrm{GHz}$ CMOS direct conversion transceiver with packaged $2 \times 4$ antenna array for 5G cellular system," IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1245-1259, May 2018.
[11] Y. Yin, S. Zihir, T. Kanar, and G. M. Rebeiz, "A 37-42 GHz 8x8 phased-array for 5G communication systems with 48-50 dBm EIRP," in 2019 IEEE MTT-S International Microwave Symposium (IMS), June 2019, pp. 480-483.
[12] A. G. Roy, O. Inac, A. Singh, T. Mukatel, O. Brandelstein, T. W. Brown, S. Abughazaleh, J. S. Hayden, B. Park, G. Bachmanek, T. J. Kao, J. Hagn, S. Dalmia, D. Shoham, B. Davis, I. Fisher, R. Sover, A. Freiman, B. Xiao, B. Singh, and J. Jensen, "A 37-40 GHz phased array front-end with dual polarization for 5G MIMO beamforming applications," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2019, pp. 251-254.
[13] L. Gao, Q. Ma, and G. M. Rebeiz, "A 4.7 mW W-Band LNA with 4.2 dB NF and 12 dB Gain Using Drain to Gate Feedback in 45nm CMOS RFSOI Technology," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2018, pp. 280-283.
[14] O. Inac, M. Uzunkol, and G. M. Rebeiz, "45-nm CMOS SOI technology characterization for millimeter-wave applications," IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 6, pp. 1301-1311, June 2014.
[15] L. Gao, E. Wagner, and G. M. Rebeiz, "Design of E- and W-Band low-noise amplifiers in 22-nm CMOS FD-SOI," IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 1, pp. 132-143, Jan 2020.
[16] F. Padovan, M. Tiebout, A. Neviani, and A. Bevilacqua, "A $15.5-39 \mathrm{GHz}$ BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers," in ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Sep. 2016, pp. 363-366.
[17] S. Y. Kim, D. Kang, K. Koh, and G. M. Rebeiz, "An improved wideband all-pass iq network for millimeter-wave phase shifters," IEEE Transactions on Microwave Theory and Techniques, vol. 60, no. 11, pp. 3431-3439, Nov 2012.
[18] L. Gao and G. M. Rebeiz, "A 24-43 GHz LNA with 3.1-3.7 dB noise figure and embedded 3-Pole elliptic high-pass response for 5G applications in 22 nm FDSOI," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2019, pp. 239-242.
[19] Q. Ma, D. M. W. Leenaerts, and P. G. M. Baltus, "Silicon-based true-time-delay phasedarray front-ends at Ka-band," IEEE Transactions on Microwave Theory and Techniques, vol. 63, no. 9, pp. 2942-2952, Sep. 2015.
[20] P. Qin and Q. Xue, "Compact wideband LNA with gain and input matching bandwidth extensions by transformer," IEEE Microwave and Wireless Components Letters, vol. 27, no. 7, pp. 657-659, July 2017.
[21] Z. Chen, H. Gao, D. Leenaerts, D. Milosevic, and P. Baltus, "A 29-37 GHz BiCMOS low-noise amplifier with 28.5 dB peak gain and 3.1-4.1 dB NF," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2018, pp. 288-291.
[22] V. Chauhan and B. Floyd, "A 24-44 GHz UWB LNA for 5G cellular frequency bands," in 2018 11th Global Symposium on Millimeter Waves (GSMM), May 2018, pp. 1-3.
[23] M. Elkholy, S. Shakib, J. Dunworth, V. Aparin, and K. Entesari, "A wideband variable gain LNA with high OIP3 for 5G using 40-nm bulk CMOS," IEEE Microwave and Wireless Components Letters, vol. 28, no. 1, pp. 64-66, Jan 2018.
[24] B. Min and G. M. Rebeiz, "Ka-band sige hbt low phase imbalance differential 3-bit variable gain lna," IEEE Microwave and Wireless Components Letters, vol. 18, no. 4, pp. 272-274, April 2008.
[25] Y. Yi, D. Zhao, and X. You, "A Ka-band CMOS digital-controlled phase-invariant variable gain amplifier with 4-bit tuning range and $0.5-\mathrm{dB}$ resolution," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2018, pp. 152-155.
[26] B. Yang, Z. Yu, Y. Dong, J. Zhou, and W. Hong, "Compact Tapered Slot Antenna Array for 5G Millimeter-Wave Massive MIMO Systems," IEEE Transactions on Antennas and Propagation, vol. 65, no. 12, pp. 6721-6727, 2017.
[27] Y. Zhong, G. Yang, J. Mo, and L. Zheng, "Compact Circularly Polarized Archimedean Spiral Antenna for Ultrawideband Communication Applications," IEEE Antennas and Wireless Propagation Letters, vol. 16, pp. 129-132, 2017.
[28] V. S. Bhaskar, E. L. Tan, and L. K. H. Holden, "Design of wideband bowtie slot antenna using sectorially modified gielis curves," IEEE Antennas and Wireless Propagation Letters, vol. 17, no. 12, pp. 2237-2240, 2018.
[29] R. Shu and Q. J. Gu, "A Transformer-Based $V$-Band SPDT Switch," IEEE Microwave and Wireless Components Letters, vol. 27, no. 3, pp. 278-280, 2017.
[30] Y. Wang, R. Wu, J. Pang, D. You, A. A. Fadila, R. Saengchan, X. Fu, D. Matsumoto, T. Nakamura, R. Kubozoe, M. Kawabuchi, B. Liu, H. Zhang, J. Qiu, H. Liu, W. Deng, N. Oshima, K. Motoi, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, "A

39GHz 64-Element Phased-Array CMOS Transceiver with Built-in Calibration for LargeArray 5G NR," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2019, pp. 279-282.
[31] D. P. Nguyen, A. Pham, and F. Aryanfar, "A K-Band High Power and High Isolation Stacked-FET Single Pole Double Throw MMIC Switch Using Resonating Capacitor," IEEE Microwave and Wireless Components Letters, vol. 26, no. 9, pp. 696-698, 2016.
[32] C. Chen, X. Xu, and T. Yoshimasu, "A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS," in 2017 IEEE Asia Pacific Microwave Conference (APMC), 2017, pp. 5-8.
[33] C. Li, B. Ustundag, A. Kumar, M. Boenke, U. Kodak, and G. Rebeiz, " $<0.8 \mathrm{~dB}$ IL 46 dBm OIP3 Ka band SPDT for 5G communication," in 2018 IEEE 18th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2018, pp. 1-3.
[34] M. Parlak and J. F. Buckwalter, "A 2.5-dB Insertion Loss, DC-60 GHz CMOS SPDT Switch in $45-\mathrm{nm}$ SOI," in 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011, pp. 1-4.
[35] B. Yu, K. Ma, F. Meng, K. S. Yeo, P. Shyam, S. Zhang, and P. R. Verma, "Ultra-Wideband Low-Loss Switch Design in High-Resistivity Trap-Rich SOI With Enhanced Channel Mobility," IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 10, pp. 3937-3949, 2017.
[36] H. Jia, C. C. Prawoto, B. Chi, Z. Wang, and C. P. Yue, "A 32.9 \% PAE, 15.3 dBm , 21.6-41.6 GHz power amplifier in 65nm CMOS using coupled resonators," in 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov 2016, pp. 345-348.
[37] S. Pornpromlikit, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck, "A Watt-level atacked-FET linear power amplifier in Silicon-on-Insulator CMOS," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 1, pp. 57-64, Jan 2010.
[38] H. Dabag, B. Hanafi, F. Golcuk, A. Agah, J. F. Buckwalter, and P. M. Asbeck, "Analysis and design of stacked-FET millimeter-wave power amplifiers," IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 4, pp. 1543-1556, April 2013.
[39] B. Cui, J. R. Long, and D. L. Harame, "A 1.7-dB Minimum NF, 22-32 GHz Low-Noise Feedback Amplifier with Multistage Noise Matching in 22-nm SOI-CMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2019, pp. 211-214.
[40] N. Rostomyan, M. Özen, and P. M. Asbeck, "Synthesis Technique for Low-Loss mm-Wave T/R Combiners for TDD Front-Ends," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 3, pp. 1030-1038, 2019.
[41] A. Banerjee, K. Vaesen, A. Visweswaran, K. Khalaf, Q. Shi, S. Brebels, D. Guermandi, C. Tsai, J. Nguyen, A. Medra, Y. Liu, G. Mangraviti, O. Furxhi, B. Gyselinckx, A. Bourdoux, J. Craninckx, and P. Wambacq, "Millimeter-Wave Transceivers for Wireless Communication, Radar, and Sensing : (Invited Paper)," in 2019 IEEE Custom Integrated Circuits Conference (CICC), 2019, pp. 1-11.
[42] S. Shakib, M. Elkholy, J. Dunworth, V. Aparin, and K. Entesari, "A Wideband 28-GHz Transmit-Receive Front-End for 5G Handset Phased Arrays in 40-nm CMOS," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 7, pp. 2946-2963, 2019.
[43] C. Li, O. El-Aassar, A. Kumar, M. Boenke, and G. M. Rebeiz, "LNA design with CMOS SOI process-1.4dB NF K/Ka band LNA," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, June 2018, pp. 1484-1486.
[44] H. Yeh, C. Chiong, S. Aloui, and H. Wang, "Analysis and design of millimeter-wave low-voltage CMOS cascode LNA with magnetic coupled technique," IEEE Transactions on Microwave Theory and Techniques, vol. 60, no. 12, pp. 4066-4079, Dec 2012.
[45] B. Rabet and J. Buckwalter, "A high-efficiency 28 GHz outphasing PA with 23 dBm output power using a triaxial balun combiner," in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), Feb 2018, pp. 174-176.
[46] Y. Wang, R. Wu, and K. Okada, "A compact $39-\mathrm{GHz} 17.2-\mathrm{dBm}$ power amplifier for 5 G communication in $65-\mathrm{nm}$ CMOS," in 2018 IEEE International Symposium on RadioFrequency Integration Technology (RFIT), Aug 2018, pp. 1-3.
[47] J. Pang, Z. Li, R. Kubozoe, X. Luo, R. Wu, Y. Wang, D. You, A. A. Fadila, R. Saengchan, T. Nakamura, J. Alvin, D. Matsumoto, A. T. Narayanan, B. Liu, J. Qiu, H. Liu, Z. Sun, H. Huang, K. K. Tokgoz, K. Motoi, N. Oshima, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, "21.1 A 28 GHz CMOS phased-array beamformer utilizing neutralized bi-directional technique supporting dual-polarized MIMO for 5G NR," in 2019 IEEE International Solid- State Circuits Conference - (ISSCC), Feb 2019, pp. 344-346.
[48] A. Nafe, M. Sayginer, K. Kibaroglu, and G. M. Rebeiz, " $2 x 64$ dual-polarized dualbeam single-aperture 28 GHz phased array with high cross-polarization rejection for 5G polarization MIMO," in 2019 IEEE MTT-S International Microwave Symposium (IMS), June 2019, pp. 484-487.
[49] B. Yang, Z. Yu, J. Lan, R. Zhang, J. Zhou, and W. Hong, "Digital beamforming-based massive MIMO transceiver for 5G millimeter-wave communications," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 7, pp. 3403-3418, July 2018.
[50] Z. Chen, Z. Jiang, Z. Liu, Y. Cheng, L. Zhang, D. Chen, J. Zhang, S. Sun, J. Dong, P. Liu, Y. Zhou, H. Liu, C. Zhao, Y. Wu, X. Li, J. Zhao, and K. Kang, "A 256-QAM 39 GHz dual-channel transceiver chipset with LTCC package for 5 G communication in 65 nm CMOS," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, June 2018, pp. 1476-1479.
[51] I. Syrytsin, S. Zhang, G. F. Pedersen, and A. S. Morris, "Compact quad-mode planar phased array with wideband for 5G mobile terminals," IEEE Transactions on Antennas and Propagation, vol. 66, no. 9, pp. 4648-4657, Sep. 2018.
[52] S. Hu, F. Wang, and H. Wang, "A 28-/37-/39-GHz linear doherty power amplifier in silicon for 5G applications," IEEE Journal of Solid-State Circuits, vol. 54, no. 6, pp. 1586-1599, June 2019.
[53] T. Li, M. Huang, and H. Wang, "Millimeter-wave continuous-mode power amplifier for 5G MIMO applications," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 7, pp. 3088-3098, July 2019.
[54] N. Shiramizu, T. Nakamura, T. Masuda, and K. Washio, "A 24-GHz low-power fully integrated receiver with image-rejection using Rich-Transformer Direct-Stacked/Coupled technique," in 2010 IEEE Radio Frequency Integrated Circuits Symposium, May 2010, pp. 369-372.
[55] A. Fonte, F. Plutino, L. Moquillon, S. Razafimandimby, and S. Pruvost, " 5 G 26 GHz and 28 GHz bands $\mathrm{SiGe}: \mathrm{C}$ receiver with very high-linearity and 56 dB dynamic range," in 2018 13th European Microwave Integrated Circuits Conference (EuMIC), Sep. 2018, pp. 57-60.
[56] Q. Ma, H. Chung, and G. M. Rebeiz, "A 4-channel $10-40 \mathrm{GHz}$ wideband receiver with integrated frequency quadrupler for high resolution millimeter-wave imaging systems," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, June 2018, pp. 883-886.
[57] L. E. Milner, J. T. Harvey, M. E. Parker, L. T. Hall, M. C. Rodriguez, M. C. Heimlich, and S. J. Mahon, "A 25 to 45 ghz sige receiver mmic," in 2016 11th European Microwave Integrated Circuits Conference (EuMIC), Oct 2016, pp. 548-551.
[58] M. Huang, T. Chi, F. Wang, S. Li, T. Huang, and H. Wang, "A 24.5-43.5GHz compact RX with calibration-free $32-56 \mathrm{~dB}$ full-frequency instantaneously wideband image rejection supporting multi-Gb/s 64-QAM/256-QAM for multi-band 5G massive MIMO," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2019, pp. 275-278.
[59] M. El-Nozahi, A. Amer, E. Sánchez-Sinencio, and K. Entesari, "A millimeter-wave ( $24 / 31-\mathrm{GHz}$ ) dual-band switchable harmonic receiver in $0.18-\mu \mathrm{m}$ SiGe process," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 11, pp. 2717-2730, Nov 2010.
[60] N. Ebrahimi, P. Wu, M. Bagheri, and J. F. Buckwalter, "A 71-86-GHz phased array transceiver using wideband injection-locked oscillator phase shifters," IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 2, pp. 346-361, Feb 2017.
[61] R. Michaelsen, T. Johansen, and K. Tamborg, "Investigation of LO-leakage cancellation and DC-offset influence on flicker-noise in X-band mixers," in 2012 7th European Microwave Integrated Circuit Conference, Oct 2012, pp. 99-102.
[62] Y. Ding, S. Vehring, D. Maurath, F. Gerfers, and G. Boeck, "A 24 GHz Zero-IF IQ-receiver using low-noise quadrature signal generation," in 2017 IEEE Asia Pacific Microwave Conference (APMC), 2017, pp. 1226-1229.
[63] S. J. Fang, F. Zhang, A. Bellaouar, and S. Embabi, "A 28GHz Sliding-IF Receiver in 22nm FDSOI," in ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC), 2019, pp. 385-388.
[64] R. Singh, S. Mondal, and J. Paramesh, "A Millimeter-Wave Receiver Using a Wideband Low-Noise Amplifier With One-Port Coupled Resonator Loads," IEEE Transactions on Microwave Theory and Techniques, pp. 1-1, 2020.
[65] H. A. Rubaye and G. M. Rebeiz, "Analysis and Design of Wideband I/Q CMOS 100-200 Gb/s Modulators," IEEE Journal of Solid-State Circuits, vol. 54, no. 9, pp. 2361-2374, 2019.
[66] D. Ozis, J. Paramesh, and D. J. Allstot, "Integrated Quadrature Couplers and Their Application in Image-Reject Receivers," IEEE Journal of Solid-State Circuits, vol. 44, no. 5, pp. 1464-1476, 2009.
[67] D. Parveg, M. Varonen, D. Karaca, and K. Halonen, "Wideband mm-Wave CMOS Slow Wave Coupler," IEEE Microwave and Wireless Components Letters, vol. 29, no. 3, pp. 210-212, 2019.
[68] F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 873-887, 2001.
[69] T. Zhang, A. Najafi, M. Taghivand, and J. C. Rudell, "A Precision Wideband Quadrature Generation Technique With Feedback Control for Millimeter-Wave Communication Systems," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 1, pp. 215-226, 2018.
[70] S. Chao, J. Kuo, C. Lin, M. Tsai, and H. Wang, "A DC-11.5 GHz Low-Power, Wideband Amplifier Using Splitting-Load Inductive Peaking Technique," IEEE Microwave and Wireless Components Letters, vol. 18, no. 7, pp. 482-484, 2008.
[71] K. Koh and G. M. Rebeiz, " $0.13-\mu \mathrm{m}$ CMOS Phase Shifters for X-, Ku-, and K-Band Phased Arrays," IEEE Journal of Solid-State Circuits, vol. 42, no. 11, pp. 2535-2546, 2007.
[72] M. Sayginer and G. M. Rebeiz, "A W-Band LNA/phase shifter with 5-dB NF and 24-mW power consumption in 32-nm CMOS SOI," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 4, pp. 1973-1982, April 2018.
[73] F. Inanlou, W. Khan, P. Song, S. Zeinolabedinzadeh, R. L. Schmid, T. Chi, A. C. Ulusoy, J. Papapolymerou, H. Wang, and J. D. Cressler, "Compact, low-power, single-ended and
differential SiGe W-band LNAs," in 2014 44th European Microwave Conference, Oct 2014, pp. 1396-1399.
[74] S. Pellerano, Y. Palaskas, and K. Soumyanath, "A 64 GHz LNA with 15.5 dB gain and 6.5 dB NF in 90 nm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, no. 7, pp. 1542-1552, July 2008.
[75] D. Fritsche, G. Tretter, C. Carta, and F. Ellinger, "Millimeter-wave low-noise amplifier design in 28-nm low-power digital CMOS," IEEE Transactions on Microwave Theory and Techniques, vol. 63, no. 6, pp. 1910-1922, June 2015.
[76] H. Gao, K. Ying, M. K. Matters-Kammerer, P. Harpe, Q. Ma, A. van Roermund, and P. Baltus, "A 48-61 GHz LNA in 40-nm CMOS with 3.6 dB minimum NF employing a metal slotting method," in 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), May 2016, pp. 154-157.
[77] W. Shin, S. Callender, S. Pellerano, and C. Hull, "A Compact 75 GHz LNA with 20 dB Gain and 4 dB Noise Figure in 22nm FinFET CMOS Technology," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2018, pp. 284-287.
[78] A. Medra, D. Guermandi, K. Vaesen, S. Brebels, A. Bourdoux, W. Van Thillo, P. Wambacq, and V. Giannini, "An 80 GHz low-noise amplifier resilient to the TX spillover in phasemodulated continuous-wave radars," IEEE Journal of Solid-State Circuits, vol. 51, no. 5, pp. 1141-1153, May 2016.
[79] Y. Lin, G. Lee, and C. Wang, "Low-power 77-81 GHz CMOS LNA with excellent matching for automotive radars," Electronics Letters, vol. 50, no. 3, pp. 207-209, January 2014.
[80] A. Medra, V. Giannini, D. Guermandi, and P. Wambacq, "A 79GHz variable gain low-noise amplifier and power amplifier in 28 nm CMOS operating up to 125 degree," in ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC), Sep. 2014, pp. 183-186.
[81] S. Guo, T. Xi, P. Gui, D. Huang, Y. Fan, and M. Morgan, "A transformer feedback $G_{m}$ -boosting technique for gain improvement and noise reduction in mm-Wave cascode LNAs," IEEE Transactions on Microwave Theory and Techniques, vol. 64, no. 7, pp. 2080-2090, July 2016.
[82] Y. Lin, V. K. Nguyen, H. Lin, C. Lee, C. Wang, C. Chen, and Y. Lin, "A $7.2 \mathrm{~mW} 74-$ 82 GHz CMOS low-noise amplifier with $17.3 \pm 1.5 \mathrm{~dB}$ gain and $7.7 \pm 0.3 \mathrm{~dB}$ NF for automotive radar systems," in 2016 IEEE Radio and Wireless Symposium (RWS), Jan 2016, pp. 111-114.
[83] J. Tsai, C. Hung, J. Cheng, C. Lin, and R. Chang, "An E-band transformer-based 90nm CMOS LNA," in 2018 Asia-Pacific Microwave Conference (APMC), Nov 2018, pp. 660-662.
[84] G. Feng, C. C. Boon, F. Meng, X. Yi, K. Yang, C. Li, and H. C. Luong, "Pole-converging intrastage bandwidth extension technique for wideband amplifiers," IEEE Journal of Solid-State Circuits, vol. 52, no. 3, pp. 769-780, March 2017.
[85] J. . Plouchart, F. Wang, A. Balteanu, B. Parker, M. A. T. Sanduleanu, M. Yeck, V. H. . Chen, W. Woods, B. Sadhu, A. Valdes-Garcia, X. Li, and D. Friedman, "A 18mW, 3.3dB NF, 60 GHz LNA in 32 nm SOI CMOS technology with autonomic NF calibration," in 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), May 2015, pp. 319-322.
[86] D. Karaca, M. Varonen, D. Parveg, A. Vahdati, and K. A. I. Halonen, "A 53-117 GHz LNA in 28-nm FDSOI CMOS," IEEE Microwave and Wireless Components Letters, vol. 27, no. 2, pp. 171-173, Feb 2017.
[87] Y. Yang, S. Cacina, and G. M. Rebeiz, "A SiGe BiCMOS W-Band LNA with 5.1 dB NF at 90 GHz ," in 2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Oct 2013, pp. 1-4.
[88] C. Ko, C. Li, C. Kuo, M. Kuo, and D. Chang, "A 8-mW 77-GHz band CMOS LNA by using reduced simultaneous noise and impedance matching technique," in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 2988-2991.
[89] F. Meng, K. Ma, K. S. Yeo, C. C. Boon, X. Yi, J. Sun, G. Feng, and S. Xu, "A Compact 57-67 GHz Bidirectional LNAPA in $65-\mathrm{nm}$ CMOS Technology," IEEE Microwave and Wireless Components Letters, vol. 26, no. 8, pp. 628-630, Aug 2016.
[90] Y. Yu, H. Liu, Y. Wu, and K. Kang, "A $54.4-90 \mathrm{GHz}$ low-noise amplifier in $65-\mathrm{nm}$ CMOS," IEEE Journal of Solid-State Circuits, vol. 52, no. 11, pp. 2892-2904, Nov 2017.
[91] A. Tomkins, P. Garcia, and S. P. Voinigescu, "A passive w-band imager in 65 nm bulk cmos," in 2009 Annual IEEE Compound Semiconductor Integrated Circuit Symposium, Oct 2009, pp. 1-4.
[92] H. V. Le, H. T. Duong, C. M. Ta, A. T. Huynh, R. J. Evans, and E. Skafidas, "A 77 GHz CMOS low noise amplifier for automotive radar receiver," in 2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Nov 2012, pp. 174-176.
[93] P. Song, A. . Ulusoy, R. L. Schmid, and J. D. Cressler, "A high gain, W-band SiGe LNA with sub-4.0 dB noise figure," in 2014 IEEE MTT-S International Microwave Symposium (IMS2014), June 2014, pp. 1-3.
[94] G. Feng, C. C. Boon, F. Meng, X. Yi, and C. Li, "An 88.5-110 GHz CMOS low-noise amplifier for millimeter-wave imaging applications," IEEE Microwave and Wireless Components Letters, vol. 26, no. 2, pp. 134-136, Feb 2016.
[95] D. Pepe and D. Zito, " 32 dB gain 28 nm bulk CMOS W-Band LNA," IEEE Microwave and Wireless Components Letters, vol. 25, no. 1, pp. 55-57, Jan 2015.
[96] C. J. Lee, H. J. Lee, J. G. Lee, T. H. Jang, and C. S. Park, "A W-band CMOS low power wideband low noise amplifier with 22 dB gain and 3 dB bandwidth of 20 GHz ," in 2015 Asia-Pacific Microwave Conference (APMC), vol. 2, Dec 2015, pp. 1-3.
[97] M. Sato, T. Takahashi, and T. Hirose, "68-110-GHz-band low-noise amplifier using current reuse topology," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 7, pp. 1910-1916, July 2010.
[98] H. Shimomura, A. Matsuzawa, H. Kimura, G. Hayashi, T. Hirai, and A. Kanda, "A mesh-arrayed MOSFET (MA-MOS) for high-frequency analog applications," in 1997 Symposium on VLSI Technology, June 1997, pp. 73-74.
[99] B. Huang, K. Lin, and H. Wang, "Millimeter-wave low power and miniature CMOS multicascode low-noise amplifiers with noise reduction topology," IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 12, pp. 3049-3059, Dec 2009.
[100] J. Kim and J. F. Buckwalter, "A 92 GHz bandwidth distributed amplifier in a 45 nm SOI CMOS technology," IEEE Microwave and Wireless Components Letters, vol. 21, no. 6, pp. 329-331, June 2011.
[101] J. Kao, P. Chen, P. Huang, and H. Wang, "A novel distributed amplifier with high gain, low noise, and high output power in $0.18-\mu \mathrm{m}$ CMOS technology," IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 4, pp. 1533-1542, April 2013.
[102] C. F. Campbell, S. Nayak, M.-Y. Kao, and S. Chen, "Design and performance of 16-40 GHz GaN distributed power amplifier MMICs utilizing an advanced $0.15-\mu \mathrm{m}$ GaN process," in 2016 IEEE MTT-S International Microwave Symposium (IMS), May 2016, pp. 1-4.
[103] J. Kim, H. Park, S. Lee, J. Kim, W. Lee, C. Lee, and Y. Kwon, "6-18 GHz, 26 W GaN HEMT compact power-combined non-uniform distributed amplifier," Electronics Letters, vol. 52, no. 25, pp. 2040-2042, 2016.
[104] M. M. Tarar, T. Beucher, S. Qayyum, and R. Negra, "Efficient 2-16 GHz flat-gain stacked distributed power amplifier in 0.13 $\mu \mathrm{m}$ CMOS using uniform distributed topology," in 2017 IEEE MTT-S International Microwave Symposium (IMS), June 2017, pp. 27-30.
[105] Y. Zhang and K. Ma, "A $2-22 \mathrm{GHz}$ CMOS distributed power amplifier with combined artificial transmission lines," IEEE Microwave and Wireless Components Letters, vol. 27, no. 12, pp. 1122-1124, Dec 2017.
[106] K. Fang, C. S. Levy, and J. F. Buckwalter, "Supply-scaling for efficiency enhancement in distributed power amplifiers," IEEE Journal of Solid-State Circuits, vol. 51, no. 9, pp. 1994-2005, Sep. 2016.

