# UC Berkeley UC Berkeley Previously Published Works

### Title

A Multi-Phase Cascaded Series-Parallel (CaSP) Hybrid Converter for Direct 48 V to Point-of-Load Applications

#### Permalink

https://escholarship.org/uc/item/0pw08520

#### ISBN

9781728151359

### **Authors**

Zhu, Yicheng Ye, Zichao Ge, Ting <u>et al.</u>

### **Publication Date**

2021-10-14

## DOI

10.1109/ecce47101.2021.9596032

## **Copyright Information**

This work is made available under the terms of a Creative Commons Attribution License, available at <a href="https://creativecommons.org/licenses/by/4.0/">https://creativecommons.org/licenses/by/4.0/</a>

Peer reviewed



© 2021 IEEE

Proceedings of the 13th Annual IEEE Energy Conversion Congress and Exposition (ECCE 2021), Virtual Conference, Vancouver, Canada, October 10-14, 2021

## A Multi-Phase Cascaded Series-Parallel (CaSP) Hybrid Converter for Direct 48 V to Point-of-Load Applications

Y. Zhu

- Z. Ye
- T. Ge  $\,$
- R. Abramson
- R. C. N. Pilawa-Podgurski

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

# A Multi-Phase Cascaded Series-Parallel (CaSP) Hybrid Converter for Direct 48 V to Point-of-Load Applications

Yicheng Zhu, Zichao Ye, Ting Ge, Rose Abramson, and Robert C. N. Pilawa-Podgurski

Department of Electrical Engineering and Computer Sciences

University of California, Berkeley

Email: {yczhu, yezichao, gting, rose\_abramson, pilawa}@berkeley.edu

Abstract—The rapid growth in data-center electricity consumption has created an imperative need for more energyefficient solutions to data center power delivery. This work proposes a multi-phase hybrid switched-capacitor (SC) converter for direct 48 V to point-of-load (PoL) conversion with high performance. The proposed topology can be viewed as a 6to-1 cascaded series-parallel (CaSP) converter merged with a three-phase interleaved buck converter with automatic current balancing. Due to multi-phase operation, the CaSP stage is able to achieve a higher conversion ratio compared to twophase SC converters with the same number of components as well as lower turn-on voltage for switching devices. Moreover, the proposed CaSP-PoL topology benefits from the frequency multiplication effect similar to that in flying capacitor multilevel converters, which allows for lower frequency operation of higher voltage rated switches and doubled frequency operation of buck inductors, contributing to a further reduction in switching loss and inductor size. A 48 V-to-PoL hardware prototype was built in vertical assembly structure for compact packaging and tested up to 90 A output current, achieving 94.1% peak efficiency (93.2% including gate drive loss) and 702 W/in<sup>3</sup> power density (by box volume) at 2.0 V output voltage.

#### I. INTRODUCTION

Data-center electricity consumption accounted for about 1% of global electricity demand in 2018 and is forecasted to increase to 8% of projected global demand by 2030 [1], [2]. This rapid growth of computationally intensive information industry has made it imperative to develop more energy-efficient solutions for data center power delivery. Compared to the conventional 12 V bus, the 48 V bus has been demonstrated to be capable of achieving higher overall efficiency due to lower rack distribution loss [3] and therefore has received increased attention in modern data centers. This means that the 48 V bus then needs to be stepped down to the Point-of-Load (PoL) which requires extreme low voltage (e.g. 1.0-2.0 V) and high current (e.g. 100 A and higher).

To achieve such a high step-down conversion ratio, the most straightforward approach is the two-stage architecture [4]–[6] in which the 48 V bus is first stepped down to an intermediate bus (e.g. 12 V) with a bus converter and then regulated down to the load with a PoL converter. Compared to the two-stage approach, direct 48 V-to-PoL conversion has been demonstrated in recent works [7]–[13] to be promising for higher overall system efficiency and power density. These works can be classified into two categories: transformer-based solutions [7], [8] and hybrid switched-capacitor (SC)

solutions [9]–[13]. The former comprises an optimized LLC converter with high step-down ratio and customized magnetics merged with a buck converter, whereas the latter comprises a fixed-ratio SC converter merged with a buck converter. Compared to transformer-based solutions, hybrid SC converters demonstrate more efficient utilization of switches [14] and can leverage the superior energy density of capacitors compared to inductors and transformers [15]. By merging the SC and buck stages, the total number of components can be reduced in comparison to the two-stage cascading structure. More importantly, the addition of the buck inductors allows for soft-charging operations of the SC stage, enabling highly efficient conversion [16], [17].

This paper proposes a multi-phase hybrid SC converter that can achieve direct 48 V-to-PoL conversion with high efficiency and high power density. The proposed topology comprises a 6-to-1 cascaded series-parallel (CaSP) stage and a three-phase interleaved buck stage with automatic current balancing. Due to multi-phase operation, the CaSP stage is able to achieve a higher conversion ratio compared to twophase SC converters with the same number of capacitors and switches and enable lower turn-on voltage for the switching devices. The proposed CaSP-PoL topology also benefits from the frequency multiplication effect similar to that in flying capacitor multilevel (FCML) converters, which allows for lower frequency operation of higher voltage rated switches and doubled frequency operation of the buck inductors, further contributing to a reduction in switching loss and inductor size. A 48 V-to-PoL hardware prototype was built in vertical assembly structure to achieve compact packaging and tested up to 90 A output current. At 48-to-2.0 V conversion, the prototype achieved 94.1% peak efficiency (93.2% including gate drive loss) and 702 W/in<sup>3</sup> power density (by box volume).

#### II. PROPOSED TOPOLOGY AND OPERATING PRINCIPLES

Fig. 1 shows the schematic of the proposed CaSP-PoL converter, with the voltage rating and operating frequency of the main active and passive components listed in Table I. Fig. 2 illustrates the key current waveforms and control signals, with the equivalent circuit model for each phase shown on the right. The proposed topology can be viewed as a 6-to-1 CaSP converter merged with a three-phase interleaved buck converter. The CaSP structure, on the one hand, can be regarded as a 2-to-1 front-end stage followed by a 3-to-1



TABLE I: Voltage rating and operating frequency of the main components

	$V_{\rm blocking}$	$f_{\rm sw}$
$Q_1$ - $Q_4$	$\frac{V_{\rm in}}{2}$	$f_0$
$Q_5$	$\frac{V_{\rm in}}{2}$	$2f_0$
$Q_6$ - $Q_7$	$\frac{V_{\text{in}}}{3}$	$2f_0$
$Q_8$	$\frac{V_{\text{in}}}{6}$	$2f_0$
$Q_9-Q_{11}$	$\frac{V_{\rm in}}{6}$	$2f_0$ (ZVS)
$C_1$	$\frac{V_{\rm in}}{2}$	$f_0$
$C_2$ - $C_3$	$\frac{V_{\text{in}}}{6}$	$2f_0$
$L_1$ - $L_3$	$\frac{V_{\rm in}}{6} - V_{\rm out}$	$2f_0$

Fig. 1: Schematic of the proposed CaSP-PoL converter with device ratings labeled in blue and control signals labeled in red.

series-parallel stage. On the other hand, it can also be derived from the classic 4-to-1 series-parallel topology, by moving the source terminals of  $Q_2$ ,  $Q_5$  and  $Q_6$  from the left-side of  $L_3$ to the positive-side of  $C_2$  and the left-sides of  $L_1$  and  $L_2$ , respectively, and removing the switch between the negativeside of  $C_3$  and the left-side of  $L_3$ .

As illustrated in Fig. 2, each switching cycle of the proposed converter is divided into multiple phases. The charge and discharge of  $C_2$  and  $C_3$  each takes two phases.  $C_1$  is charged in phase 1 and discharged in phase 4, whereas  $C_2$  and  $C_3$  are charged in phases 1 and 4.  $C_2$  is discharged in phases 2 and 5, and  $C_3$  is discharged in phases 3 and 6. Due to the high conversion ratio of the CaSP stage, the conversion burden on the buck stage is reduced. Another advantage of multi-phase operation is lower turn-on voltage of switching devices. As can be seen in Fig. 2, although  $Q_7$ 's peak blocking voltage is  $\frac{V_{in}}{3}$ , its drain-to-source voltage  $V_{ds,Q7}$  naturally drops to a lower level before it turns on, contributing to reduced switching loss.

In the proposed CaSP-PoL topology, the CaSP stage and the three-phase buck stage are merged together without additional switches or flying capacitors. This helps not only minimize the number of components but also reduce the conduction loss compared to a two-stage approach, contributing to both higher power density and higher efficiency. The operation of the CaSP and buck stages is merged seamlessly to ensure interleaved inductor currents. Each inductor is energized twice in a switching cycle in two different phases by the source or flying capacitors and de-energized twice in the freewheeling phase 7.

The three-phase buck stage has an automatic current balancing capability that is similar to that of the series capacitor buck converter [18], [19]. There is a negative feedback mechanism that keeps the average currents through  $L_1$  and  $L_2$  the same as that through  $L_3$ , so that the three inductor currents are naturally balanced. For example, if the average current through  $L_1$  is higher than that through  $L_3$  (i.e.  $\langle i_{L1} \rangle > \langle i_{L3} \rangle$ ), then the net charge flowing into  $C_2$  in phases 1, 2, 4 and 5 will be negative, meaning  $C_2$  will be discharged. Therefore, the voltage across  $L_1$  in phases 2 and 5 in which  $L_1$  is energized will decrease while the voltage across  $L_3$  in phases 1 and 4 will increase, so that  $i_{L1}$  will decrease and  $i_{L3}$  will increase correspondingly until  $\langle i_{\rm L1} \rangle = \langle i_{\rm L3} \rangle$ . A similar analysis can be applied to  $i_{\rm L2}$  and  $i_{\rm L3}$ . If  $\langle i_{\rm L2} \rangle < \langle i_{\rm L3} \rangle$ , then the net charge flowing into  $C_3$  in phases 1, 2, 3 and 6 will be positive, meaning  $C_3$  will be charged. Therefore, the voltage across  $L_2$ in phases 3 and 6 in which  $L_2$  is energized will increase while the voltage across  $L_3$  in phases 1 and 4 will decrease, so that  $i_{L2}$  will increase and  $i_{L3}$  will decrease until  $\langle i_{L2} \rangle = \langle i_{L3} \rangle$ . In summary, such a negative feedback mechanism naturally ensures  $\langle i_{\rm L1} \rangle = \langle i_{\rm L3} \rangle$  and  $\langle i_{\rm L2} \rangle = \langle i_{\rm L3} \rangle$  so that the threephase interleaved inductor currents can be naturally balanced.

In addition, the abovementioned automatic current balancing capability can also be explained with a more quantitative analysis. Due to the triangular shape of the inductor currents, the average inductor current in the rising and falling stages will be the same as the average current over one switching cycle in the periodic steady state (PSS). Therefore, in PSS, the average currents through the flying capacitors can be given as

$$\begin{cases} \langle i_{C1} \rangle = \frac{D}{6} \langle i_{L3} \rangle - \frac{D}{6} \langle i_{L3} \rangle \\ \langle i_{C2} \rangle = \frac{D}{3} \langle i_{L3} \rangle - \frac{D}{3} \langle i_{L1} \rangle \\ \langle i_{C3} \rangle = \frac{D}{3} \langle i_{L3} \rangle - \frac{D}{3} \langle i_{L2} \rangle \end{cases}$$
(1)

In PSS, the average currents through the flying capacitors should be zero, i.e.

$$\langle i_{\rm C1} \rangle = \langle i_{\rm C2} \rangle = \langle i_{\rm C3} \rangle = 0.$$
 (2)



Fig. 2: Key current waveforms and control signals of the proposed hybrid SC converter. The equivalent circuit model for each phase is shown on the right.

Substituting (2) into (1) yields  $\langle i_{L1} \rangle = \langle i_{L3} \rangle$  and  $\langle i_{L2} \rangle = \langle i_{L3} \rangle$ , which means well-balanced inductor currents can be automatically achieved in PSS.

Moreover, the proposed CaSP-PoL converter benefits from the frequency multiplication effect similar to that in FCML converters. If  $C_1$  and  $Q_1$ - $Q_4$  operate at a frequency  $f_0$ , then the other main components operate at a frequency  $2f_0$ . As listed in Table I, the switches with higher voltage ratings ( $Q_1$ - $Q_4$ ) operate at lower switching frequency than those with lower voltage ratings, which is favorable to switching loss reduction. Since the operating frequency of the inductors is doubled due to multi-phase operation, lower inductance can be chosen while maintaining the same inductor current ripple. Also, due to the reduced switch voltage stress in the CaSP stage, low-voltage MOSFETs with lower  $R_{ds(on)}$  and lower switching loss can be used. In addition,  $Q_9$ - $Q_{11}$  operate with zero-voltage switching (ZVS) turn-ON.

The conversion ratio of the proposed converter can be de-



Fig. 3: Photograph of the hardware prototype. Dimensions: PCB 1:  $0.71 \times 0.63 \times 0.24$  inch  $(18.1 \times 16.0 \times 6.2 \text{ mm})$ ; PCB 2:  $0.71 \times 0.63 \times 0.33$  inch  $(18.1 \times 16.0 \times 8.3 \text{ mm})$ .

rived based on the volt-second balance of the buck inductors:

$$\left(\frac{V_{\rm in}}{6} - V_{\rm out}\right) \cdot \frac{DT}{6} + \left(-V_{\rm out}\right) \cdot \left(\frac{T}{2} - \frac{DT}{6}\right) = 0$$
  
$$\Rightarrow \quad V_{\rm out} = \frac{D}{18} V_{\rm in}$$
(3)

where D is the duty ratio of phases 1-6 with respect to  $\frac{T}{6}$ , as illustrated in Fig. 2. Therefore, the output voltage can be regulated by adjusting the duty cycle.

# III. HARDWARE IMPLEMENTATION AND EXPERIMENTAL RESULTS

Figures 3 and 4 show the annotated photograph and 3D assembly drawing of the converter prototype, with the key parameters and component list tabulated in Tables II and III, respectively.

As illustrated in Fig. 4, the prototype consists of two vertically stacked PCBs connected via nodes  $v_{sw1}$ ,  $v_{sw2}$ ,  $v_{sw3}$  and  $v_{out}$  (labeled in Fig. 1) with thick copper sheets (0.5 mm thick for  $v_{sw1}$ ,  $v_{sw2}$  and  $v_{sw3}$ , and 1.0 mm thick for  $v_{out}$ ). PCB 1 contains the switches, flying capacitors and gate drive circuitry while the inductors are placed on PCB 2.

This vertical structure can not only ease the layout design since it offers an addition dimension for component placement but also facilitate full utilization of the box volume of the converter. Commercial inductors with the desired parameters and the small footprint required in this design are typically high-profile with a height of more than 7 mm and are significantly taller than the other components (e.g. MOSFETs and capacitors) that are lower than 2 mm. If the inductors are placed on the same board with the other components, it would be difficult to achieve the smallest possible box volume since the large space above the low-profile components could not be utilized. Instead, by stacking the high-profile inductors and the other low-profile components in the way illustrated in Fig. 4, all main components are tightly packaged within a

TABLE II: Key parameters of the prototype

Parameter	Value
Input voltage	48 V
Output voltage	1.2-2.0 V*
Output current	90 A
Switching frequency $f_0$	160 kHz
Inductor operating frequency $2f_0$	320 kHz
Prototype box volume	0.256 in <sup>3</sup>
Power component volume <sup>+</sup>	0.136 in <sup>3</sup>
Current density	351 A/in <sup>3</sup>

\* The converter prototype is able to operate at 1.0 V and lower output voltages but was only tested to 1.2 V due to the limited capability of the electronic load.

<sup>+</sup> The power components included in the volume calculation are switching devices, capacitors and inductors.

 $0.71 \times 0.63 \times 0.57$  inch box with most space inside the box effectively utilized.

In this prototype, efficiency is slightly traded for higher power density. Therefore, the selection of inductor is first based on the suitable footprint size that can be packaged with the other components in a rectangular box. Additionally, to achieve high efficiency, inductors with high inductance and low DCR should be selected. Finally, the TDK VLBU805080T-R18L with  $5 \times 8$  mm footprint, 180 nH inductance and 0.2 m $\Omega$  DCR was selected. For each inductor ( $L_1$ - $L_3$ in Fig. 1), two TDK VLBU805080T-R18Ls are connected in series. As for the selection of flying capacitors, the capacitance design in this regulated converter is largely relaxed compared to the resonant converters [20] in which the L and C values have to be precisely tuned. Relatively small flying capacitors can be employed as long as they can ensure sufficiently small capacitor voltage ripples that will not cause overvoltage



Fig. 4: Vertical assembly of the prototype. (a) 3D assembly drawing. Dimensions:  $0.71 \times 0.63 \times 0.57$  inch  $(18.1 \times 16.0 \times 14.5 \text{ mm})$ . (b) Photograph of the power connectors in the prototype.

Component	Part number	Parameters
$\begin{array}{l} \text{MOSFET} \ Q_1\text{-}Q_5 \\ \text{MOSFET} \ Q_6\text{-}Q_8 \\ \text{MOSFET} \ Q_9\text{-}Q_{10} \\ \text{MOSFET} \ Q_{11} \end{array}$	Infineon IQE013N04LM6 Infineon BSZ010NE2LS5 Infineon IQE006NE2LM5CG Infineon IQE006NE2LM5CG	<ul> <li>40 V, 1.35 mΩ</li> <li>25 V, 1.0 mΩ</li> <li>25 V, 0.65 mΩ</li> <li>25 V, 0.65 mΩ ×2 (in parallel)</li> </ul>
Flying capacitor $C_1$	TDK C3216X5R1V226M160AC	X5R, 35 V, 22 $\mu$ F <sup>*</sup> ×6 (in parallel)
Flying capacitor $C_2$ - $C_3$	TDK C2012X6S1C226M125AC	X6S, 16 V, 22 $\mu$ F <sup>*</sup> ×10 (in parallel)
Inductors $L_1$ - $L_3$	TDK VLBU805080T-R18L	180 nH, 0.2 m $\Omega$ ×2 (in series)
Input capacitor $C_{\rm in}$	TDK C3216X7S2A335K160AB	X7S, 100 V, 3.3 $\mu$ F <sup>*</sup> ×6 (in parallel)
Output capacitor $C_{\rm out}$	TDK C2012X5R1A476M125AC	X5R, 10 V, 47 $\mu$ F <sup>*</sup> ×3 (in parallel)
Gate driver	Analog Devices LTC4440-5	80 V, high-side
Bootstrap diode	Infineon BAT6402VH6327XTSA1	40 V, Schottky diode

TABLE III: Component list of the prototype

\* The capacitance listed in this table is the nominal value before DC derating.

breakdown of switching devices and imbalanced inductor currents. Choosing larger flying capacitors can help reduce total capacitor ESR and hysteresis loss [21], [22] and ensure well-balanced inductor currents.

As listed in Table I, due to the reduced switch voltage stress in the CaSP stage, low-voltage MOSFETs with lower  $R_{ds(on)}$ and lower switching loss can be used (40 V for  $Q_1$ - $Q_5$  and 25 V for  $Q_6$ - $Q_{11}$ ). An additional switch is added in parallel to  $Q_{11}$  to reduce the conduction loss since it carries two-times higher peak current than  $Q_9$  and  $Q_{10}$ . The floating switches are driven by high-side gate drivers with internal level-shifters that are powered by a cascaded bootstrap circuit [23]. The gate drive voltage is 7.0 V in this prototype. The output voltage is regulated with a hysteretic control on the duty cycle D in which D will be increased by a step  $\Delta D$  if the measured output voltage is lower than the reference value and will be reduced by  $\Delta D$  if the measured output voltage is higher than the reference value. More advanced control techniques can be employed for desired transient response and control bandwidth, but are not the focus of this work. PCB 1 has 6 layers and is fabricated with 3 oz copper on the outer layers and 2 oz in the inner layers. PCB 2 has 2 layers and is fabricated with 3 oz copper. Thicker outer copper can be used to help further reduce the PCB trace loss.

Figs. 5(a) and (b) show the measured waveforms of the inductor currents and switch node voltages, respectively. As can be seen in Fig. 5(a), the three-phase interleaved inductor currents are naturally well-balanced which verifies the automatic current balancing capability explained in Section II. Fig. 6 presents the measured ZVS turn-ON waveforms of  $Q_{11}$ . These waveforms are also representative of  $Q_9$  and  $Q_{10}$ .

Figs. 7(a) and (b) show the measured power stage efficiency



Fig. 5: Experimental waveforms of the proposed CaSP-PoL converter ( $V_{\rm out} = 2.0$  V,  $I_{\rm out} = 40$  A). (a) Balanced interleaved inductor currents. (b) Switch node voltages.

TABLE IV: Measured efficiency and power density of the prototype at various output voltages

Output voltage	Power stage efficiency	System efficiency (including gate drive loss)	Power density*
2.0 V	Peak: 94.1%	Peak: 93.2%	702 W/in <sup>3</sup>
	Full load: 90.2%	Full load: 89.9%	401 W/in <sup>2</sup>
1.8 V	Peak: 93.8%	Peak: 92.8%	632 W/in <sup>3</sup>
	Full load: 89.8%	Full load: 89.5%	361 W/in <sup>2</sup>
1.5 V	Peak: 93.3%	Peak: 92.1%	527 W/in <sup>3</sup>
	Full load: 88.8%	Full load: 88.5%	301 W/in <sup>2</sup>
1.2 V	Peak: 92.5%	Peak: 91.1%	421 W/in <sup>3</sup>
	Full load: 87.6%	Full load: 87.2%	241 W/in <sup>2</sup>

The volumetric power density listed here is calculated based on the prototype box volume in Table II. The areal power density listed here is calculated based on the prototype box area  $0.71 \times 0.63$  inch (18.1 × 16.0 mm) shown in Fig. 3.

and system efficiency (including gate drive loss) of the prototype at various output voltages, with the peak and full-load efficiency and power density (by box volume) summarized in Table IV. The efficiency of the prototype was measured with the following equipment: the input voltage and current were measured with digital multimeters Keysight 34401A and 34405A, respectively, and the output voltage and current were measured with electronic loads Rigol DL3021 and DL3031. Note that although Table IV only lists the measured efficiency at 1.2-2.0 V output voltages, the converter prototype is able to operate at 1.0 V and lower output voltages but was only



Fig. 6: ZVS turn-ON of  $Q_{11}$ .  $v_{ctr}$ : PWM control signal,  $v_{gs}$ : gate-to-source voltage,  $v_{ds}$ : drain-to-source voltage.



Fig. 7: Measured efficiency of the prototype at various output voltages. (a) Power stage efficiency. (b) System efficiency (including gate drive loss).

tested to 1.2 V due to the limited capability of the electronic load Rigol DL3031 whose minimum operating voltage is 1.3 V at 60 A. The prototype was tested up to 90 A output current and achieved a current density of 351 A/in<sup>3</sup>. At 48-to-2.0 V conversion and  $f_0 = 160$  kHz switching frequency (320 kHz seem by the inductors), the prototype achieved 94.1% peak

Reference	Conversion Ratio	Output Current	Power Density	Power Stage Efficiency
This work	48-to-2.0 V	90 A (30 A/phase)	702 W/in <sup>3</sup> (by box volume) 1328 W/in <sup>3</sup> (by power component volume <sup>+</sup> )	Peak efficiency: 94.1% Full load efficiency: 90.2%
	48-to-1.5 V	90 A (30 A/phase)	527 W/in <sup>3</sup> (by box volume) 996 W/in <sup>3</sup> (by power component volume <sup>+</sup> )	Peak efficiency: 93.3% Full load efficiency: 88.8%
MLB-PoL [11]	48-to-2.0 V	65 A (32.5 A/phase)	395 W/in <sup>3</sup> (by box volume)	Peak efficiency: 95.1% Full load efficiency: 91.3%
	48-to-1.5 V	65 A (32.5 A/phase)	296 W/in <sup>3</sup> (by box volume)	Peak efficiency: 94.4% Full load efficiency: 89.9%
MIH [9]	48-to-2.0 V	40 A (13.3 A/phase)	426 W/in <sup>3*</sup> (by power component volume <sup>+</sup> )	Peak efficiency: 94.6%* Full load efficiency: 87.2%* (including calculated gate charge loss)
DP-MIH [10]	48-to-2.0 V	100 A (25 A/phase)	304 W/in <sup>3</sup> (by estimated box volume)	Peak efficiency: 93.6% Full load efficiency: 87.1% (including gate drive loss)
7-level FCML [24]	48-to-2.0 V	10 A (10 A/phase)	N/A	Peak efficiency: 85.0% Full load efficiency: 81.5%
LEGO-PoL [12]	48-to-1.5 V	300 A (25 A/phase)	171 W/in <sup>3*</sup> (by box volume)	Peak efficiency: 96.0% <sup>*</sup> Full load efficiency: 87.7% <sup>*</sup>
Crossed-coupled QSD buck [13]	48-to-1.5 V	40 A (20 A/phase)	150 W/in <sup>3</sup> (by power component volume <sup>+</sup> )	Peak efficiency: 95.1%* Full load efficiency: 92.7%*

TABLE V: Comparison between this work and existing hybrid SC works

\* According to direct correspondence with the author.

<sup>+</sup> The power components included in the volume calculation are switching devices, capacitors and inductors.

efficiency (93.2% including gate drive loss) and 90.2% full load (89.9% including gate drive loss), and 702 W/in<sup>3</sup> power density (by box volume).

Fig. 8 shows the thermal image of the prototype at equilibrium with fan cooling only at  $V_{out} = 1.2$  V,  $I_{out} = 90$  A, and 27.8 °C ambient temperature. As shown in Fig. 8, the maximum temperature on the board is 91.8 °C. Note that better thermal performance can be achieved by adding heat sinks on the MOSFETs without increasing the box volume since there is still room above the MOSFETs as illustrated in Fig. 4(a).

Table V compares this work with several best existing hybrid SC works with similar voltage conversion ratios. It can be seen that the proposed CaSP-PoL converter achieves a very high power density, while maintaining excellent peak and full-load efficiency. Note that some power density numbers in Table V are calculated by box volume, while others are by power component volume which can be much smaller than the real box volume of the converter. For reference, the power density by power component volume of our design is also provided in Table V. As explained above, the vertical assembly structure is adopted in this prototype to help package all main components in a rectangular box, which necessitates the use of power connectors to join the two PCBs. Since the power connectors at switch nodes  $v_{sw1}$ ,  $v_{sw2}$  and  $v_{sw3}$  conduct inductor currents  $i_{L1}$ ,  $i_{L2}$  and  $i_{L3}$  that ripple at 320 kHz, the addition of the power connectors incurs not only additional DC conduction loss but also AC conduction loss that cannot be easily reduced by increasing the thickness of the copper sheets due to the skin effect. Therefore, this prototype is designed to trade efficiency for relatively better power density. This can be seen in Table V as this prototype achieved 1.8 times higher power density at the cost of around 1% lower efficiency compared to the MLB-PoL converter proposed in [11]. For further optimization, low-profile customized inductors and board cutouts for recessing inductors can be used so that the inductors in this converter could be placed on the same board with the rest of the components without increasing the overall height of the converter, which could remove the need for power connectors and help achieve higher efficiency.





#### IV. CONCLUSION

This paper presents a multi-phase hybrid SC converter for direct 48 V-to-PoL conversion with high efficiency and high power density. The proposed topology comprises a 6-to-1 cascaded series-parallel (CaSP) stage and a three-phase interleaved buck stage with automatic current balancing. It benefits from the multi-phase operation and frequency multiplication effect which help decrease the number of components, reduce the switching loss, and shrink the inductor size. A 48 V to 2.0-1.2 V hardware prototype was built and assembled vertically to facilitate compact packaging and achieve high power density. The prototype was tested up to 90 A output current, achieving 94.1% peak efficiency (93.2% including gate drive loss) and 702 W/in<sup>3</sup> power density (by box volume) at 2.0 V output voltage.

#### V. ACKNOWLEDGEMENTS

This work was partially supported by Intel Corporation.

Rose Abramson was supported by the Department of Defense (DoD) through the National Defense Science & Engineering Graduate (NDSEG) Fellowship Program.

#### REFERENCES

- [1] N. Jones, "The Information Factories," *Nature*, vol. 561, pp. 163–166, 09 2018.
- [2] A. Andrae and T. Edler, "On Global Electricity Usage of Communication Technology: Trends to 2030," *Challenges*, vol. 6, pp. 117–157, 04 2015.
- [3] P. Sandri, "Increasing Hyperscale Data Center Efficiency: A Better Way to Manage 54-V48-V-to-Point-of-Load Direct Conversion," *IEEE Power Electronics Magazine*, vol. 4, no. 4, pp. 58–64, 2017.
- [4] R. Miftakhutdinov, Improving System Efficiency with a New Intermediate-Bus Architecture, 2009. [Online]. Available: https://www.ti.com/download/trng/docs/seminar/Topic\_4\_Rais.pdf.
- [5] C. Fei, M. H. Ahmed, F. C. Lee, and Q. Li, "Two-Stage 48 V-12 V/6 V-1.8 V Voltage Regulator Module With Dynamic Bus Voltage Control for Light-Load Efficiency Improvement," *IEEE Transactions on Power Electronics*, vol. 32, no. 7, pp. 5628–5636, 2017.

- [6] M. H. Ahmed, C. Fei, F. C. Lee, and Q. Li, "48-V Voltage Regulator Module With PCB Winding Matrix Transformer for Future Data Centers," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 12, pp. 9302–9310, 2017.
- [7] S. Oliver, From 48 V direct to Intel VR12. 0: Saving 'Big Data' \$500,000 per data center, per year, 2012. [Online]. Available: http://www.vicorpower.com/documents/whitepapers/wp\_VR12.pdf.
- [8] M. H. Ahmed, C. Fei, F. C. Lee, and Q. Li, "Single-Stage High-Efficiency 48/1 V Sigma Converter With Integrated Magnetics," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 1, pp. 192–202, 2020.
- [9] R. Das, G. Seo, D. Maksimovic, and H. Le, "An 80-W 94.6%-Efficient Multi-Phase Multi-Inductor Hybrid Converter," in 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), 2019, pp. 25–29.
- [10] R. Das and H. Le, "A Regulated 48V-to-1V/100A 90.9%-Efficient Hybrid Converter for PoL Applications in Data Centers and Telecommunication Systems," in 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), 2019, pp. 1997–2001.
- [11] Z. Ye, R. A. Abramson, Y. L. Syu, and R. C. N. Pilawa-Podgurski, "MLB-PoL: A High Performance Hybrid Converter for Direct 48 V to Point-of-Load Applications," in 2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL), 2020, pp. 1–8.
- [12] J. Baek, P. Wang, Y. Elasser, Y. Chen, S. Jiang, and M. Chen, "LEGO-PoL: A 48V-1.5V 300A Merged-Two-Stage Hybrid Converter for Ultra-High-Current Microprocessors," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), 2020, pp. 490–497.
- [13] M. Halamicek, T. McRae, and A. Prodić, "Cross-Coupled Series-Capacitor Quadruple Step-Down Buck Converter," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), 2020, pp. 1–6.
- [14] Y. Lei and R. C. N. Pilawa-Podgurski, "A General Method for Analyzing Resonant and Soft-Charging Operation of Switched-Capacitor Converters," *IEEE Transactions on Power Electronics*, vol. 30, no. 10, pp. 5650–5664, 2015.
- [15] Z. Ye, S. R. Sanders, and R. C. N. Pilawa-Podgurski, "Modeling and Comparison of Passive Component Volume of Hybrid Resonant Switched-Capacitor Converters," in 2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL), 2019, pp. 1–8.
- [16] R. C. Pilawa-Podgurski, D. M. Giuliano, and D. J. Perreault, "Merged two-stage power converterarchitecture with softcharging switchedcapacitor energy transfer," in 2008 IEEE Power Electronics Specialists Conference, 2008, pp. 4008–4015.
- [17] R. C. N. Pilawa-Podgurski and D. J. Perreault, "Merged Two-Stage Power Converter With Soft Charging Switched-Capacitor Stage in 180 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 7, pp. 1557–1567, 2012.
- [18] K. Nishijima, K. Harada, T. Nakano, T. Nabeshima, and T. Sato, "Analysis of Double Step-Down Two-Phase Buck Converter for VRM," in *INTELEC 05 - Twenty-Seventh International Telecommunications Conference*, 2005, pp. 497–502.
- [19] P. S. Shenoy, M. Amaro, J. Morroni, and D. Freeman, "Comparison of a Buck Converter and a Series Capacitor Buck Converter for High-Frequency, High-Conversion-Ratio Voltage Regulators," *IEEE Transactions on Power Electronics*, vol. 31, no. 10, pp. 7006–7015, 2016.
- [20] Z. Ye, Y. Lei, and R. C. N. Pilawa-Podgurski, "The Cascaded Resonant Converter: A Hybrid Switched-Capacitor Topology With High Power Density and Efficiency," *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 4946–4958, 2020.
- [21] S. Coday, C. B. Barth, and R. C. Pilawa-Podgurski, "Characterization and Modeling of Ceramic Capacitor Losses under Large Signal Operating Conditions," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), 2018, pp. 1–8.
- [22] S. Coday and R. C. Pilawa-Podgurski, "High Accuracy Calorimetric Measurements and Modeling of Ceramic Capacitor Losses Under Large Ripple Operation," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), 2020, pp. 188–194.
- [23] Z. Ye, Y. Lei, W. Liu, P. S. Shenoy, and R. C. N. Pilawa-Podgurski, "Improved Bootstrap Methods for Powering Floating Gate Drivers of Flying Capacitor Multilevel Converters and Hybrid Switched-Capacitor Converters," *IEEE Transactions on Power Electronics*, vol. 35, no. 6, pp. 5965–5977, 2020.
- [24] J. S. Rentmeister and J. T. Stauth, "A 48V:2V Flying Capacitor Multilevel Converter Using Current-Limit Control for Flying Capacitor Balance," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 367–372.